

# High-efficiency protection solution for off-chip memory in embedded systems

Vaslin Romain<sup>1</sup>, Guy Gogniat<sup>1</sup>, Jean-Philippe Diguët<sup>1</sup>, Eduardo Wanderley<sup>1</sup>, Russell Tessier<sup>2</sup>, Wayne Burleson<sup>2</sup>

<sup>1</sup>LESTER UBS/CNRS FRE 2734 – University of South Brittany  
56123 Lorient FRANCE

<sup>2</sup>ECE department – University of Massachusetts  
01003 Amherst USA




Cryptarchi 2007

# Introduction

Security in embedded systems : essential issue for external communication and architecture core

## New threats on embedded systems :

- Hardware attacks



# Introduction

Security in embedded systems : essential issue for external communication and architecture core

## New threats on embedded systems :

- Hardware attacks
- Software attacks



# Introduction

Security in embedded systems : essential issue for external communication and architecture core

## New threats on embedded systems :

- Hardware attacks
- Software attacks

## New adapted solutions :

- Architecture solutions
- Constraint requirements



# Outline

## 1 Threat model & common solutions

- Targeted threats
- Some solutions

## 2 Extended OTP solution

- One-Time-Pad architecture
- Extended OTP latency standpoint

## 3 Experiments & results

- Cost of security
- Comparison with previous solutions

# Outline

## 1 Threat model & common solutions

- Targeted threats
- Some solutions

## 2 Extended OTP solution

- One-Time-Pad architecture
- Extended OTP latency standpoint


## 3 Experiments & results

- Cost of security
- Comparison with previous solutions

# Targeted threats

## Targeted attacks

- Spoofing attacks




Spoofind attack


# Targeted threats

## Targeted attacks

- Spoofing attacks
- Relocation attacks



Spoofing attack




Relocation attack




# Targeted threats

## Targeted attacks


- Spoofing attacks
- Relocation attacks
- Replay attacks



Spoofing attack



Replay attack



Relocation attack

# Outline

## 1 Threat model & common solutions

- Targeted threats
- Some solutions

## 2 Extended OTP solution

- One-Time-Pad architecture
- Extended OTP latency standpoint

## 3 Experiments & results

- Cost of security
- Comparison with previous solutions


# Some solutions

## Attacks

- Memory modification (Integrity)
- Data extraction (Confidentiality)

## Solutions


- Data hashing (MD5, SHA family,...)
- Data ciphering (AES, RSA, ECC, ...)




# Existing solutions

## Existing solutions

- XOM : memory ciphering (AES) and hashing (HMAC)
- PE-ICE : memory ciphering and hashing (only AES)
- AEGIS : memory ciphering (OTP) and hashing (SHA-1)



XOM write request




XOM read request


# Existing solutions

## Existing solutions

- XOM : memory ciphering (AES) and hashing (HMAC)
- PE-ICE : memory ciphering and hashing (only AES)
- AEGIS : memory ciphering (OTP) and hashing (SHA-1)



PE-ICE write request



PE-ICE read request

# Existing solutions

## Existing solutions

- XOM : memory ciphering (AES) and hashing (HMAC)
- PE-ICE : memory ciphering and hashing (only AES)
- AEGIS : memory ciphering (OTP) and hashing (SHA-1)

## PROBLEM

- Latency memory overhead adds by security solution




# Outline


- 1 Threat model & common solutions
  - Targeted threats
  - Some solutions
- 2 **Extended OTP solution**
  - **One-Time-Pad architecture**
  - Extended OTP latency standpoint
- 3 Experiments & results
  - Cost of security
  - Comparison with previous solutions

# Extended One-Time-Pad encryption principals

Standard encryption




OTP encryption






# Extended One-Time-Pad encryption principals

Standard encryption




OTP encryption




# Extended One-Time-Pad encryption principals


Standard encryption



OTP encryption



@ prevents relocation



Time Stamp prevents replay

## 4

3

7

1





1 – Get data  $\Leftarrow$  cache memory

$$3 - TS(@) = TS(@) + 1$$
$$4 - OTP = AES\{TS(@), @, RV\}$$

7 – TS (@)  $\Rightarrow$  TS memory

# OTP sequence



Write request :

1 – Get data  $\leftarrow$  cache memory

2 –  $CRC (@) = CRC \{plaintext\}$


3 –  $TS (@) = TS (@) + 1$

4 –  $OTP = AES \{TS (@), @, RV\}$

7 –  $TS (@) \Rightarrow TS \text{ memory}$

8 –  $CRC (@) \Rightarrow CRC \text{ memory}$

# OTP sequence



Write request :

1 – Get data  $\leftarrow$  cache memory

2 –  $CRC(@) = CRC\{plaintext\}$

3 –  $TS(@) = TS(@) + 1$



4 –  $OTP = AES\{TS(@), @, RV\}$

5 – Ciphred data = plaintext  $\oplus$  OTP

7 –  $TS(@) \Rightarrow TS\ memory$

8 –  $CRC(@) \Rightarrow CRC\ memory$

# OTP sequence



Write request :

1 – Get data  $\leftarrow$  cache memory

2 –  $CRC(@) = CRC\{plaintext\}$

3 –  $TS(@) = TS(@) + 1$

4 –  $OTP = AES\{TS(@), @, RV\}$

5 – Ciphred data = plaintext  $\oplus$  OTP

6 – Ciphred data  $\Rightarrow$  memory

7 –  $TS(@) \Rightarrow TS\ memory$


8 –  $CRC(@) \Rightarrow CRC\ memory$



# OTP sequence

1

4





*Read request :*

1 – Get  $TS(@) \leftarrow TS\ memory$

4 – Get ciphered data  $\leftarrow memory$

# OTP sequence



*Read request :*

1 – Get  $TS(@) \leftarrow TS \text{ memory}$



2 – Get  $CRC(@) \leftarrow CRC \text{ memory}$

3 –  $OTP = AES\{TS(@), @, RV\}$

4 – Get ciphred data  $\leftarrow \text{memory}$



# OTP sequence



Read request :

1 – Get  $TS(@) \leftarrow TS\ memory$



2 – Get  $CRC(@) \leftarrow CRC\ memory$

3 –  $OTP = AES\{TS(@), @, RV\}$

4 – Get ciphred data  $\leftarrow memory$

5 –  $Plaintext = Ciphred\ data \oplus OTP$

# OTP sequence



*Read request :*

1 – Get  $TS(@) \leftarrow TS\ memory$

2 – Get  $CRC(@) \leftarrow CRC\ memory$



3 –  $OTP = AES\{TS(@), @, RV\}$

4 – Get ciphered data  $\leftarrow memory$

5 –  $Plaintext = Ciphered\ data \oplus OTP$

6 –  $CRC(@) \equiv CRC\{plaintext\}$

# OTP sequence



Read request :

1 – Get  $TS(@) \leftarrow TS\ memory$

2 – Get  $CRC(@) \leftarrow CRC\ memory$

3 –  $OTP = AES\{TS(@), @, RV\}$

4 – Get ciphered data  $\leftarrow memory$

5 –  $Plaintext = Ciphered\ data \oplus OTP$

6 –  $CRC(@) \equiv CRC\{plaintext\}$

7 –  $Plaintext \Rightarrow cache\ memory$

# Outline

## 1 Threat model & common solutions

- Targeted threats
- Some solutions


## 2 Extended OTP solution

- One-Time-Pad architecture
- **Extended OTP latency standpoint**


## 3 Experiments & results

- Cost of security
- Comparison with previous solutions

# Latency with the extended OTP



# Latency with the extended OTP



# Outline

- 1 Threat model & common solutions
  - Targeted threats
  - Some solutions
- 2 Extended OTP solution
  - One-Time-Pad architecture
  - Extended OTP latency standpoint
- 3 **Experiments & results**
  - **Cost of security**
  - Comparison with previous solutions

# Global architecture features

## Architecture features

- ALTERA NIOS 2 processor
  - NIOS 2 core fast version
  - Instruction cache : 512 bytes with 256 bits per line
  - Data cache : 512 bytes with 256 bits per line
- SDRAM memory : 512 Kbytes (for code and rw data)
- On-chip-memory : 96 Kbytes (for TS and CRC)

## OTP memory consumption

$$OTP_{STORAGE} = TS_{STORAGE} + CRC_{STORAGE}$$



$$TS_{STORAGE} = \left( \frac{RW \text{ DATA MEMORY SIZE}}{CACHE \text{ LINE WIDTH}} \right) * TS \text{ SIZE}$$

$$CRC32_{STORAGE} = \left( \frac{TOTAL \text{ MEMORY SIZE}}{CACHE \text{ LINE WIDTH}} \right) * CRC \text{ SIZE}$$



# Cost of security with NIOS

	Base NIOS	NIOS + OTP128 + CRC32		NIOS + OTP128 + CRC8	
			overhead		overhead
Logic (ALUTs)	2198	6193	x2.81	6095	x2.77
Memory (KB)	512	600	+18.75%	662	+31.25%
Read latency (cycles)	0	11(8+3)	+11	3(0+3)	+3
Write latency (cycles)	0	12(8+4)	+12	12(8+4)	+12



# Outline

## 1 Threat model & common solutions

- Targeted threats
- Some solutions

## 2 Extended OTP solution



- One-Time-Pad architecture
- Extended OTP latency standpoint

## 3 Experiments & results

- Cost of security
- Comparison with previous solutions

# Comparison with previous solutions

	base AES (no integrity)	our solution OTP + CRC32		our solution OTP + CRC8		PE-ICE AES		AEGIS OTP + hash trees	
		600	overhead +18.75%	662	overhead +31.25%	776	overhead +50.7%	768	overhead +50%
Memory (KB)	512								
Rd latency (cycles)	22(14+8)	11(8+3)	-11	3(0+3)	-19	25(17+8)	+3	≈SHA-1	+4502/69
Wr latency (cycles)	22(14+8)	12(8+4)	-10	12(8+4)	-10	26(18+8)	+4	-	-



# Conclusions on the extended OTP

## OTP features

- Efficient software execution
- Minimize the memory overhead
- Confidentiality protection
- Integrity protection
- But need for extra logic

## Trade-off memory overhead/software execution

- software execution ++  $\Rightarrow$  memory ++
- memory --  $\Rightarrow$  software execution --

# Perspectives

## Increasing security level

- Providing security against hardware attacks (side-channel for example)
- Extending the threat model (reducing the trusted zone)

## Security issues

- Provide a deep evaluation of the security level of the architecture (depending on the CRC size, the cache line size)

# Perspectives

## Architecture exploration

- Exploration for different architecture features (cache size, cache line size, CRC size)
- Reduce the on-chip memory footprint
- Store securely TS and CRC in off-chip memory

## Future orientation

- Evaluation of the power consumption cost due to security
- Memory protection management with a RTOS
- Use the reconfigurable features of the FPGA for security and power management purposes

# Conclusion

## Alternative

- Alternative to standard solutions
- Very high performances
- Adapted to embedded systems constraints

## Future orientation

- Many opportunities for OTP solution
- Security issues
- Architecture issues