

Confidentiality and integrity of FPGA bitstreams

Benoît Badrignans, LIRMM / NETHEOS

Reouven Elbaz, Princeton University

David Champagne, Princeton University

Lionel Torres, LIRMM


Netheos



- **Security model**
- **State of the art**
- **Secure Update Mechanism (SUM)**
- **Conclusion / perspectives**

Context

- FPGA based system for secure applications requiring remote upgrade
- Three parties : FPGA Vendor , System Designer (SD) , System owner



➤ Attacker can read/modify/inject bitstream (on the untrusted medium or at board level) 3

| Threats over bitstream | Impact on FPGA design | Generic Solution | FPGA vendors solution | |
|------------------------|-----------------------|------------------|-----------------------|-------|
| | | | SRAM ¹ | ACTEL |
| Unauthorized reads | Cloning / IP theft | Encryption | AES (128 / 256) | |

¹SRAM : SRAM based FPGAs (Xilinx, Altera, Lattice)

| Threats over bitstream | Impact on FPGA design | Generic Solution | FPGA vendors solution | |
|------------------------|-----------------------|----------------------------|--|-------------------------------|
| | | | SRAM ¹ | ACTEL |
| Unauthorized reads | Cloning / IP theft | Encryption | AES (128 / 256) | |
| Tampering / spoofing | Design modification | Authentication / integrity | CBC ² + CRC ³ | AES based MAC ⁴ |

¹SRAM : SRAM based FPGAs (Xilinx, Altera, Lattice)

²CBC : Cipher Block Chaining : block cipher mode of operation

³CRC : Cyclic Redundancy Check

⁴MAC : Message Authentication Code

| Threats over bitstream | Impact on FPGA design | Generic Solution | FPGA vendors solution | |
|------------------------|-----------------------|--|--|-------------------------------|
| | | | SRAM ¹ | ACTEL |
| Unauthorized reads | Cloning / IP theft | Encryption | AES (128 / 256) | |
| Tampering / spoofing | Design modification | Authentication / integrity | CBC ² + CRC ³ | AES based MAC ⁴ |
| Old bitstream replays | System downgrade | Unique time-stamp / Non-volatile state | X | X |


¹SRAM : SRAM based FPGAs (Xilinx, Altera, Lattice)

²CBC : Cipher Block Chaining : block cipher mode of operation


³CRC : Cyclic Redundancy Check

⁴MAC : Message Authentication Code

Replay attack



Actel Application Note : Fusion Security



- Example Application Scenario Using AES in Fusion Devices

- Confidentiality is guaranteed
- MAC prevents bitstream tampering (but no documentation)
- But bitstream version is not verified

Authentication of FPGA Bitstreams: Why and How ?

Saar Drimer, Computer Laboratory, University of Cambridge




Fig. 1. Two parallel AES cores provide decryption and authenticity. The amount of shared resources depends on the modes


- Confidentiality is guaranteed
- MAC prevents bitstream tampering
- But bitstream version is not verified

Solutions against replay attacks

- External trusted device attesting bitstream version
 - Multi-chip solution
 - Periodic polling
 - Cost for system designer (user logic)


- Nonces (unique time-stamp) and Non-volatile state inside FPGA
 - No external device
 - No cost for designer if implemented by FPGA vendors

Overview



- 1 Non-Volatile Register (128 bits)
- Logic to control TAG modifications
- Comparator

TAG verification (1/2)



1) SD computes :

Encrypted Bitstream (EB) : $ENC_{K_{ENC}}(B)$

$MAC_{SD} : MAC_{K_{MAC}}(EB || TAG_{SD})$


2) SD sends :



MAC : Message Authentication Code

|| : concatenation

TAG verification (2/2)




3) FPGA SUM computes $MAC_{SUM} : MAC_{K_{MAC}} (EB \parallel TAG_{SUM})$ and decrypt EB in //

4) FPGA SUM compares MAC_{SD} and MAC_{SUM}

5) If the MAC matching process succeeds, it validates the bitstream

TAG modification (1/2)




1) SD computes :

$$MAC_{SD2} : MAC_{K_{MAC}} (CmdUp || TAG_{SD})$$

2) SD sends :



TAG modification (2/2)




3) FPGA SUM computes $MAC_{SUM2} = MAC_{K_{MAC}} (CmdUp || TAG_{SUM})$

4) FPGA SUM compares MAC_{SUM2} and MAC_{SD2}

5) If the MAC matching process succeeds, $TAG_{SUM} = TAG_{SUM} + 1$

Acknowledgment (1/2)




1) FPGA SUM computes $MAC_{SUM3} = MAC_{K_{MAC}} (ACK \parallel TAG_{SUM} \parallel Platform\ ID)$

2) **FPGA SUM sends** (using user logic) :



Acknowledgment (2/2)





4) SD computes $MAC_{SD3} : MAC_{K_{MAC}} (ACK || TAG_{SD} || Platform ID)$

5) FPGA compares MAC_{SD3} and MAC_{SUM3}

6) If the MAC matching process succeeds, remote system has been upgraded

CCM Mode



- Recommended by NIST
- Authenticated encryption
- Only encryption mode of AES used
- Two pass algorithm

Configuration throughput estimation with CCM

AES engine characteristics : 11,6 bits per clock cycle / ~30kGates¹

CCM performances : 5.8 bits per clock cycle

| FPGA vendor / FPGA Family | Configuration interface width | Encryption Only | | SUM with CCM | | |
|---------------------------|-------------------------------|--------------------------|-------------------|--------------------------|-------------------|----------|
| | | Max. loading Freq. (MHz) | Throughput (Mb/s) | Max. Loading Freq. (MHz) | Throughput (Mb/s) | Overhead |
| Xilinx / Virtex-5 | 8 | 100 | 800 | 100 | 580 | 37% |
| | 32 | N/A | N/A | N/A | N/A | N/A |
| | 1 | 100 | 100 | 100 | 100 | 0% |
| Altera / Stratix-III | 16 | 40 | 640 | 40 | 232 | 64% |
| | 1 | 40 | 40 | 40 | 40 | 0% |
| Lattice / ECP2M | 8 | 45 | 360 | 45 | 261 | 28% |
| | 1 | 45 | 45 | 45 | 45 | 0% |

¹heliontech IP core for ASIC (<http://www.heliontech.com/aes.htm>)

Configuration throughput estimation with CCM

AES engine characteristics : 11 cycles per encryption / ~30kGates¹

CCM performances : 5.8 bits per clock cycle

| FPGA vendor / FPGA Family | Configuration interface width | Encryption Only | | SUM with CCM | | |
|---------------------------|-------------------------------|--------------------------|-------------------|--------------------------|-------------------|----------|
| | | Max. loading Freq. (MHz) | Throughput (Mb/s) | Max. Loading Freq. (MHz) | Throughput (Mb/s) | Overhead |
| Xilinx / Virtex-5 | 8 | 100 | 800 | 100 | 580 | 37% |
| | 32 | N/A | N/A | N/A | N/A | N/A |
| | 1 | 100 | 100 | 100 | 100 | 0% |
| Altera / Stratix-III | 16 | 40 | 640 | 40 | 232 | 64% |
| | 1 | 40 | 40 | 40 | 40 | 0% |
| Lattice / ECP2M | 8 | 45 | 360 | 45 | 261 | 28% |
| | 1 | 45 | 45 | 45 | 45 | 0% |

¹heliontech IP core for ASIC (<http://www.heliontech.com/aes.htm>)

Configuration throughput estimation with CCM

AES engine characteristics : 11 cycles per encryption / ~30kGates¹

CCM performances : 5.8 bits per clock cycle

| FPGA vendor / FPGA Family | Configuration interface width | Encryption Only | | SUM with CCM | | Overhead |
|---------------------------|-------------------------------|--------------------------|-------------------|--------------------------|-------------------|----------|
| | | Max. loading Freq. (MHz) | Throughput (Mb/s) | Max. Loading Freq. (MHz) | Throughput (Mb/s) | |
| Xilinx / Virtex-5 | 8 | 100 | 800 | 100 | 580 | 37% |
| | 32 | N/A | N/A | N/A | N/A | N/A |
| | 1 | 100 | 100 | 100 | 100 | 0% |
| Altera / Stratix-III | 16 | 40 | 640 | 40 | 232 | 64% |
| | 1 | 40 | 40 | 40 | 40 | 0% |
| Lattice / ECP2M | 8 | 45 | 360 | 45 | 261 | 28% |
| | 1 | 45 | 45 | 45 | 45 | 0% |

External flash memory is generally slower than FPGA capabilities


¹heliontech IP core for ASIC (<http://www.heliontech.com/aes.htm>)

Conclusion

- ➡ Encryption is not sufficient to entirely trust FPGA platform
- ➡ FPGA needs an authenticated encryption of the bitstream (CCM, EAX) not only CRC
- ➡ SUM protects against replays with a negligible area and throughput overhead with CCM
- ➡ Acknowledgment feature provides an alert system if update is not correctly installed

Perspectives

- Implement a variant of our scheme on Actel fusion FPGA



- Propose our scheme to FPGA vendors (FPL'08)

Thank you

Benoît Badrignans

Benoit.Badrignans@lirmm.fr

Reouven Elbaz

David Champagne

Lionel Torres

LIRMM / NETHEOS

Princeton University

LIRMM