

Ultra-Compact Reconfigurable NTRUEncrypt Public Key Cryptosystem Core

Elif Bilge Kavun, M.Sc. Tolga Yalcin, Ph.D.

June 17, 2011

- Why Compact NTRUEncrypt Core?
- " NTRU Public Key Cryptosystem
- Lightweight NTRU PKC
- "NTRUEncrypt Operation
- " NTRUEncrypt Data Flow
- " NTRU PKC Data Flow (Overall Encryption)
- "NTRU PKC Decryption Data Flow
- " NTRU Block Diagram
- " Performance and Comparison

Why Compact NTRUEncrypt Core?

- Security of lightweight devices, i.e. RFID tags, smart cards, NFC, Internet of things
- A lightweight cryptographic core should
 - . Be compact: 1K-3K GE,
 - . Consume low-power: 5-10 uW @ 100 KHz,
 - . Provide 64-80 bit security,
 - . Be flexible via reconfiguration,
- Lattice-based NTRU public key cryptosystem can be an alternative to other public key cryptosystems (such as RSA and ECC)

NTRU Public Key Cryptosystem

- " Based on shortest vector problem (SVP).
- ["] Parameterized by three integers (*N*, *p*, *q*), where *N* is prime, gcd(p, q) = 1 and p < < q.
- *Moderate security: N*=167, *p*=3, *q*=128.
- *Encryption:* $e(x) \equiv pr(x) * h(x) + m(x) \mod q$
- *Decryption:* $a(x) \equiv f(x) * e(x) \equiv pr(x) * g(x) + f(x) * m(x) \mod q$ $b(x) \equiv a \mod p \equiv f(x) * m(x)$ $c(x) \equiv b(x) * f_p(x) \mod p \equiv m(x)$
- *h* is the public key and (f, f_p) pair is the private key.

Lightweight NTRU PKC (1)

- Message and key already stored inside the memory (RAM, flash, OTP, etc).
- "Required throughput already low (w.r.t. block ciphers and hash functions).
- " Can we exploit these two facts and turn them into an advantage?
- " Answer is YES:
 - . Just use existing memory (with additional temporary memory space and a few operational registers).
 - . Minimize core area (just computational logic, and word based at that)!

Lightweight NTRU PKC (2)

- *Main impact on the addressing scheme:*
 - . Several pointers utilized to determine the start points of different coefficients (blinding value, public key, and private keys) and data (plaintext, ciphertext, temporary data).
- In the current design, pointers are given as constants:
 - . Possible to store the pointers in registers (or even in the RAM) allowing the NTRU core to work with various parameter sets (reconfigurable security levels).
- Optimization of the number of multiplications:
 - . Zero coefficient multiplications are detected by the control logic, and skipped (less memory accesses → improved throughput).

hg lehrstuhl für **:** Embedded Security NTRUEncrypt Operation (1)

Operation explained by means of a (well) known encryption example, where N = 11:

$$e = r \times h + m = (r_0 h_0 + r_1 h_{10} + \dots + r_9 h_2 + r_{10} h_1 + m_0) + (r_0 h_1 + \dots + r_{10} h_2 + m_1) x + \dots + (r_0 h_{10} + r_1 h_9 + \dots + r_{10} h_0 + m_{10}) x^{10}$$

" h, r, m given as:

 $h = 8 + 25x + 22x^{2} + 20x^{3} + 12x^{4} + 24x^{5} + 15x^{6} + 19x^{7} + 12x^{8} + 19x^{9} + 16x^{10}$ $r = -1 + x^{2} + x^{3} + x^{4} - x^{5} - x^{7}$ $m = -1 + x^3 - x^4 - x^8 + x^9 + x^{10}$ June 17, 2011 Ultra-Compact Reconfigurable NTRUEncrypt Public Key Cryptosystem Core

hg Lehrstuhl für Embedded Security NTRUEncrypt Operation (2) In summary, blinding value, r, can be represented as: r = -1,0,1,1,1,-1,0,-1,0,0,0r = N,Z,N,N,N,N,Z,N,Z,Z,Zr = 11,00,01,01,01,11,00,11,00,00,00

And stored inside the 8-bit wide memory as:

r = r00, r01, r02, r03, r10, r11, r12, r13, r20, r21, r22(, r23)r = r0, r1, r2

Each of *hi* stored inside one memory location: h = h0, h1, h2, h3, h4, h5, h6, h7, h8, h9, h10

NTRUEncrypt Operation (3)

Then how do we calculate eq, e.g. e0

 $e0 = r00 \ h0 + r01 \ h10 + \tilde{o} + r21 \ h2 + r22 \ h1 + m0$

- " Normally, we need to:
 - . Read all ros (11 words), all hos (11 words), m0 (1 word),
 - . Write *e0* (1 word)
 - \rightarrow 24 memory accesses in total (assuming SP memories)
- " However:
 - . All r are stored in 3 words \rightarrow 3 memory accesses for r are r
 - . Only, 6 of respective non-zero \rightarrow 6 memory accesses for *hest*.
 - . Only 11 memory accesses in total \rightarrow 2.18 times the regular throughput.

hgiLehrstuhl für Embedded Security NTRUEncrypt Data Flow (1)

- " Encryption starts: Initializations
 - . coef_ptr \leftarrow r_ptr
 - . data_ptr \leftarrow h_ptr
 - . read_ptr \leftarrow ptxt_ptr
 - . write_ptr \leftarrow ctxt_ptr
- " Read r0
 - . ram_adr = coef_ptr, ram_ren = 1
 - . coef_ptr \leftarrow coef_ptr + 1
- " Backup r01,r02,r03 in coef_reg, r00k0 \rightarrow Read h0
 - . ram_adr = data_ptr, ram_ren = 1
 - . data_ptr \leftarrow data_ptr . 1

NTRUEncrypt Data Flow (2)

- " Accumulate r00 h0, r01=0 \rightarrow r02k0 \rightarrow Read h9
 - . ram_adr = data_ptr . 1, ram_ren = 1
 - . data_ptr \leftarrow data_ptr . 2
 - . acc \leftarrow r00 h0 = -h0
- ["] Accumulate r02 h9, r03k0 \rightarrow Read h8
 - . ram_adr = data_ptr, ram_ren = 1
 - . data_ptr \leftarrow data_ptr . 1
 - $acc \leftarrow acc + r02 \ h9 = -h0+h9$
- " Accumulate r03 h8, Read r1
 - . ram_adr = coef_ptr, ram_ren = 1
 - . coef_ptr \leftarrow coef_ptr + 1
 - acc \leftarrow acc + r03 h8 = -h0+h9+h8

NTRUEncrypt Data Flow (3)

- " Backup r11,r12,r13 in coef_reg, r10k0 \rightarrow Read h7
 - . ram_adr = data_ptr, ram_ren = 1
 - . data_ptr \leftarrow data_ptr . 1
- ["] Accumulate r10 h7, r11k0 \rightarrow Read h6
 - . ram_adr = data_ptr, ram_ren = 1
 - . data_ptr \leftarrow data_ptr . 1
 - . acc \leftarrow acc + *r*10 *h*7 = -*h*0+*h*9+*h*8+*h*7
- " Accumulate r11 h6, r12=0 \rightarrow r13k0 \rightarrow Read h4
 - . ram_adr = data_ptr . 1, ram_ren = 1
 - . data_ptr \leftarrow data_ptr . 2
 - . acc \leftarrow acc + r11 h6 = -h0+h9+h8+h7-h6

NTRUEncrypt Data Flow (4)

- " Accumulate r13 h4, Read r2
 - . ram_adr = coef_ptr, ram_ren = 1
 - . coef_ptr \leftarrow coef_ptr + 1
 - . $acc \leftarrow acc + r13 \ h4 = -h0+h9+h8+h7-h6-h4$
- ^{*ï*} Backup r21,r22,r23 in coef_reg, r20=0 → r21=0 → r22=0 → r23=0 → Read m0
 - . ram_adr = read_ptr, ram_ren = 1
 - . read_ptr \leftarrow read_ptr + 1
- " Accumulate m0, Write e0
 - . ram_adr = write_ptr, ram_wen = 1, ram_inp = acc + m0
 - . write_ptr \leftarrow write_ptr + 1
- " Continue with e1!!!

June 17, 2011

Initialization:	state $\leftarrow 0000000$ (idle state)			
Start:	$coef_pointer \leftarrow coef_init$ (blinding value for encryption) data_pointer \leftarrow data_init (public key for encryption) read_pointer \leftarrow plaintext_pointer write_pointer \leftarrow ciphertext_pointer msg_counter $\leftarrow 1$ state $\leftarrow 0000001$ (coef read state)			
state = 0000001:	read_adr = coef_ptr (RAM read address) coef_pointer ← coef_pointer + 1 state ← 0000010 (first data read state)			
state = 0000010:	<pre>): if coef_pointer[0]Ñ0:</pre>			

NTRU PKC Data Flow (Overall Encryption) (1)

state = 0000100:	if cf pnt[1]Ñ0:				
	$rd_adr = dt_ptr$				
	$dt_{pnt} \leftarrow dt_{pnt} - 1$				
	state $\leftarrow 0001000$ (third data read state)				
	else if cf_pnt[2] $\tilde{N}0$: (act like state = 0001000)				
	rd adr = dt ptr - 1				
	$dt_{pnt} \leftarrow dt_{pnt} - 2$				
	state $\leftarrow 0010000$ (fourth data read state)				
	else if cf_pnt[3] \tilde{N} 0: (act like state = 0010000)				
	$rd_adr = dt_ptr - 2$				
	$dt_pnt \leftarrow dt_pnt - 3$				
	if msg_cnt == N state $\leftarrow 0100000$ (plaintext read state)				
	else state $\leftarrow 0000001$ (coef read state)				
	else if msg_cnt == N: (act like state = 0100000)				
	$rd_adr = rd_pnt$				
	$dt_pnt \leftarrow dt_pnt - 3$				
	state $\leftarrow 1000000$ (ciphertext write state)				
	else: (act like state = 0000001)				
	$rd_adr = cf_pnt$				
	$cf_pnt \leftarrow cf_pnt + 1$				
	$dt_pnt \leftarrow dt_pnt - 3$				
	state $\leftarrow 0000010$ (read first data state)				
state = 0001000:	if cf_pnt[2] N1:				
	$rd_adr = dt_ptr$				
	$dt_pnt \leftarrow dt_pnt - 1$				
	state $\leftarrow 0010000$ (fourth data read state)				
	else if cf_pnt[3] N0: (act like state = 0010000)				
	$rd_adr = dt_ptr - 1$				
	$dt_pnt \leftarrow dt_pnt - 2$				
	if msg_cnt == N state $\leftarrow 0100000$ (plaintext read state)				
	else state $\leftarrow 0000001$ (coef read state)				
	else if msg_cnt == N: (act like state = 0100000)				
	$rd_adr = rd_pnt$				
	$dt_pnt \leftarrow dt_pnt - 2$				
	state \leftarrow 1000000 (ciphertext write state)				
	else: $(act like state = 0000001)$				
	$rd_adr = cf_pnt$				
	$ct_pnt \leftarrow ct_pnt + 1$				
	dt mat (dt mat)				
	dt_pnt \leftarrow dt_pnt - 2				

NTRU PKC Data Flow (Overall Encryption) (2)

state = 0010000:	if cf_pnt[3] Ñ0:						
	$rd_adr = dt_ptr$						
	$dt_pnt \leftarrow dt_pnt - 1$						
	if msg_cnt $\stackrel{-}{=}$ N state $\leftarrow 0100000$ (plaintext read state)						
	else state \leftarrow 0000001 (coef read state)						
	else if msg_cnt =	= N: (act like s	tate = 0100000)				
	$rd_adr = rd_pnt$						
	dt_pnt ↔	– dt_pnt - 1					
	state \leftarrow	1000000 (ciphe	ertext write state)				
	else: (act like state = 0000001)						
	$rd_adr = cf_pnt$						
	$cf_pnt \leftarrow cf_pnt + 1$						
	$dt_pnt \leftarrow dt_pnt - 1$						
	state $\leftarrow 0000010$ (read first data state)						
state = 0100000:	rd_adr = rd_pnt						
	state $\leftarrow 1000000$ (ciphertext write state)						
	state (Toboood (cipitertext write state)						
state = 1000000:	$wr_ptr = wr_pnt$						
	cf_pnt ← coef_ini	t					
	$dt_pnt \leftarrow dt_pnt + 2$						
	$rd_pnt \leftarrow rd_pnt + 1$						
	$wr_pnt \leftarrow wr_pnt + 1$						
	$msg_cnt \leftarrow msg_cnt + 1$						
	if $msg_cnt == N$ state $\leftarrow 0000000$ (idle state)						
	else state $\leftarrow 0000001$ (coef read state)						

NTRU PKC Data Flow (Overall Encryption) (3)

- Decryption performed using the same idea, but multiplication is done in two phases.
- " An additional mod-3 register is used.
- Except this difference and initialization of address pointers, all the operations performed during encryption and decryption are the same.
- To simplify the circuit and minimize gate count, the same address change and coefficient read logic are used (with different pointers) for encryption and the both phases of decryption.

NTRU Block Diagram





Ultra-Compact Reconfigurable NTRUEncrypt Public Key Cryptosystem Core Elif Bilge Kavun, Tolga Yalcin

N=167

" # of cycles (enc)

$$N \times (\lceil 2N/W \rceil + 2 \times L_r + 2) \implies 13,360$$
 cycles

" # of cycles (dec)

 $2 \times N \times (\lceil 2N/W \rceil + 2 \times L_f + 2) \implies 54,776$ cycles

" Implemented on a Xilinx-Virtex5 VLX20T

Number of Slices	204		
Max. Speed (MHz)	136.5		
Number of LUTS	457		
BRAM	1		

Performance

" a Xilinx Spartan3-S50

Number of Slices	307		
Max. Speed (MHz)	57.2		
Number of LUTS	553		
BRAM	1		

Performance

" an Actel APA075

Number of Tiles	1157	
Max. Speed (MHz)	15.1	
BRAM	4	

Performance

" Implemented on 0.13u Faraday low-leakage CMOS std-cell library for minimum area

Gate Count (KGE)	1.4		
Max. Speed (MHz)	254		
SPRAM	1 KB		
Power (uW/MHz)	1.6		

Comparison

Atici et al.[9]

" Implemented on 0.13u Faraday low-leakage library

	Number of encryption cycles	Number of decryption cycles	Area (KGE)	P _{tot} . (enc) @ 500KHz (μW)	P _{tot} . (dec) @ 500KHz (μW)
[9]	28,390	59,619	10,500	5.98	6.11
Ours (exc. RAM)	13,360	< 54,776	1,400	< 1.00	
Ours (inc. RAM)	13,360	< 54,776	8,900	< 4.90	
Ours (1KB RAM) (N=251)	13,360	< 54,776	10,500	< 6.90	



Thanks for listeningõ

Questions?