

M.Rogawski, E.Homsirikamol, K. Gai



# An FPGA-based Accelerator for Tate Pairing on Edwards Curves over Prime Fields

## Marcin Rogawski Ekawat Homsirikamol Kris Gaj

Cryptographic Engineering Research Group (CERG) Department of ECE, Volgenau School of Engineering George Mason University, Fairfax, VA, USA

11<sup>th</sup> CryptArchi Workshop - Fréjus , June 23-26, 2013



Cryptoarchi '13



### Co-authors

#### Motivation and introduction

Efficient arithmetic in FPGAs Pairing on Edwards curves Tate pairing coprocessor Results and conclusions

Pairing Based Cryptography Prime fields



## **Co-Authors**

### Marcin Rogawski



### Ekawat Homsirikamol a.k.a "Ice"





Motivation and introduction

Efficient arithmetic in FPGAs Pairing on Edwards curves Tate pairing coprocessor Results and conclusions

Pairing Based Cryptography Prime fields



Pairing Based Cryptography





#### Motivation and introduction

Efficient arithmetic in FPGAs Pairing on Edwards curves Tate pairing coprocessor Results and conclusions

Pairing Based Cryptography Prime fields



### Prime Fields

- Pairing transformations can be defined over multiple fields: binary - GF(2<sup>n</sup>), ternary - GF(3<sup>m</sup>), and prime fields - GF(p)
- Binary and ternary fields are generally hardware-friendly
- Prime fields are generally better for software implementations and for cross-platform solutions
- The National Security Agency (NSA Suite B Cryptography) and eCRYPT II recommend prime fields

### Scope of this work

Efficient implementation of Pairing Based Cryptosystems over prime fields using internal resources of modern FPGAs, such as fast carry chains (carry logic) and DSP units.



Motivation and introduction

Efficient arithmetic in FPGAs Pairing on Edwards curves Tate pairing coprocessor Results and conclusions

Pairing Based Cryptography Prime fields



### Internal Resources of Modern FPGAs



ADDER



Field operations Solinas primes and Barrett reduction



### Hierarchy of Operations in Pairing Based Cryptography (PBC)







Field operations Solinas primes and Barrett reduction



Novel Hybrid high-radix carry save adder with parallel prefix Kogge-Stone network

Functionality: A + B = S + C = cout, R



Cryptoarchi '13

3.1

- L



Field operations

Solinas primes and Barrett reduction



### Generic modular adder



• 
$$R = A + B \mod P$$
,  $R = \begin{cases} A + B - P, & \text{if } A + B \ge 2^n \lor A + B - P \ge 0\\ A + B, & \text{otherwise} \end{cases}$   
•  $R = A - B \mod P$ ,  $R = \begin{cases} A - B + P, & \text{if } A - B < 0\\ A - B, & \text{otherwise} \end{cases}$ 

E> E



Field operations Solinas primes and Barrett reduction



### Novel modular adder/subtractor





Field operations Solinas primes and Barrett reduction



### Novel Multiply-and-Add DSP-based multiplier 1/2



M.Rogawski, E.Homsirikamol, K. Gaj

An FPGA-based Accelerator ...



Field operations Solinas primes and Barrett reduction



### Novel Multiply-and-Add DSP-based multiplier 2/2

Three operational phases of the selected processing element:



Protocol	Xilinx Virtex-6	Altera Stratix IV & V
#bits of A processed per clock cycle	n	n
#bits of B processed per clock cycle	24	36
#clock cycles per multiplication	$\left\lceil \frac{n}{24} \right\rceil$	$\left\lceil \frac{n}{36} \right\rceil$
#DSP units	$\left\lceil \frac{n}{17} \right\rceil$	$\left\lceil \frac{n}{36} \right\rceil$
Meaning of DSP unit	DSP48E1 slice	Half-DSP block

Cryptoarchi '13

イロト イヨト イヨト イヨト

Э



Field operations Solinas primes and Barrett reduction

イロト イポト イヨト



### Arithmetic for Special Primes

- Reductions modulo 2<sup>n</sup>+1 and modulo 2<sup>n</sup>-1 are very efficient. (Problem: Not every number of this form is prime!)
- Primes of a form (2<sup>a</sup> ± 2<sup>b</sup> ± 1 and 2<sup>a</sup> ± 2<sup>b</sup> ± 2<sup>c</sup> ± 1) were introduced by Solinas [NSA'99], Solinas prime's arithmetic is recommended by NIST for digital signature schemes [FIPS-186]!

### Comment:

But it is not applicable for all primes in Solinas form! (e.g.:  $2^{520}+2^{363}-2^{360}-1)$ 



Field operations Solinas primes and Barrett reduction



### Novel solution: Barrett-based reductor for Solinas primes



#### Comment:

p can be chosen in such a way, that  $\mu = 2^{a_t-1} + 2^{a_t-2} + \ldots + 2^{a_1} + 2^0$ , where t is a relatively small number.

Cryptoarchi '13 M.Rogawski, E.Homsirikamol, K. Gaj An FPGA-based Accelerator ...



Elliptic curves cryptography Pairing Paramters generation Tate pairing on Edwards curves



# Elliptic Curve Cryptography

 Definition: Elliptic curve over GF(p) is a set of points fulfilling equation of the curve and special point ∞.



•  $\exists P(generator) : P, 2P, 3P, ...mP = \infty$ 



Elliptic curves cryptography Pairing Paramters generation Tate pairing on Edwards curves

イロト イポト イラト



# Edwards curves + application

- Edwards curve [AmericanMath'07] is a set of points which fulfill equation  $x^2 + y^2 = 1 + dx^2y^2 \mod p$
- generalized form  $ax^2 + y^2 = 1 + dx^2y^2 \mod p$  *a*-twisted Edwards curves proposed by Bernstein et al. [AfricaCrypt'08]
- Extended projective formulae defined by Hisil et al. [AsiaCrypt'08]
- An elliptic curve is called supersingular, if its number of points is equal to p + 1
- Edwards curves together with special prime number P-25519 were adopted to digital signatures by Bernstein et al. [CHES'11]



Elliptic curves cryptography Pairing Paramters generation Tate pairing on Edwards curves



# What is Pairing?

Pairing is a mathematical transformation which takes two arguments: two elliptic curve points P and Q from two algebraic groups  $G_1$  and  $G_2$ and it produces an element of the third algebraic group  $G_T$ . The most important properties of these  $G_1 \times G_2 \rightarrow G_T$  functions are:

• bilinearity 
$$\forall a, b \in Z_p$$
:  
 $e(aP, bQ) = e(aP, Q)^b = e(P, bQ)^a = e(P, Q)^{ab}$ 

- non-degeneracy (function e(P, Q) never returns '1'), and
- efficiency in computations.

### Pairing on Edwards curves

- Pairing on twisted supersingular k = 2 Edwards curve was defined by Das and Sarkar [Pairing'08]
- Pairing on ordinary Edwards curves was defined by Arene et al. [Journal of Cryptology'09]
- So far NO hardware architectures or software implementations for pairing on Edwards curves reported in literature



Elliptic curves cryptography Pairing Paramters generation Tate pairing on Edwards curves



How to generate secure and computationally-friendly prime numbers? - part I

### Security concerns:

- p must be a large prime number, and  $p \equiv 3 \pmod{4}$
- p + 1 must have a large prime divisor r the discrete logarithm problem in the elliptic curves must be hard (Pollard rho)
- Edwards curves parameters must be a = 1, d = p 1
- k, so called embedding degree, is the smallest number, such that  $p^{k-1}$  is divisible by r
- For aforementioned parameters, Edwards curve has p + 1 points, embedding degree k = 2, and it is called supersingular curve
- p must be a large prime, the discrete logarithm problem in the p<sup>2</sup> must be hard (functional field sieve)

イロト イポト イヨト イヨト



Elliptic curves cryptography Pairing Paramters generation Tate pairing on Edwards curves



How to generate secure and computationally-friendly prime numbers? - part II

- p and r can have a special form Menezes and Koblitz [ePrint'06] recommended Solinas primes [NSA'99] (2<sup>a</sup> ± 2<sup>b</sup> ± 1)
- **Observation:** Barrett reduction [Crypto'86] requires multiplication by constants: p and  $\mu = \lfloor \frac{2^{2 \cdot n}}{p} \rfloor$ , and  $2^n > p$ , and n number of bits of p.
- we search such for p such that  $\mu = 2^{a_{t-1}} \pm ... \pm 1$  and t is relatively a small number (t < 30).
- we were looking for r with a very low Hamming weight (< 5%)

### Comment:

The GMP library-based software implementation of the parameters generation algorithm requires significant amount of time to find friendly numbers

<ロト <回ト < 三ト < 三ト



Elliptic curves cryptography Pairing Paramters generation Tate pairing on Edwards curves

<ロト <回ト < 回ト



### Parameters used in our work

Security	Field order - p	Prime divisor - r	$\#$ terms of $\mu$
80-bits	$2^{520} + 2^{363} - 2^{360} - 1$	$2^{160} + 2^3 - 1$	12
120-bits	$2^{1263} + 2^{1037} - 2^{1005} - 1$	$2^{258} + 2^{32} - 1$	28
128-bits	$2^{1492} + 2^{1237} - 2^{1224} - 1$	$2^{268} + 2^{13} - 1$	30
191-bits	$2^{3955} + 2^{3581} + 2^{3573} - 1$	$2^{382} + 2^8 - 1$	21

### Observations:

- The multiplication by p and μ can be replaced by multi-operand addition!
- The prime divisor r (2<sup>a</sup> + 2<sup>b</sup> 1) has always a form of 10..01..1 (computationally cheaper check next slide!).



Elliptic curves cryptography Pairing Paramters generation Tate pairing on Edwards curves



# General algorithm for the modified Tate pairing

Algorithm 2 Miller's algorithm for computing modified Tate pairing

**Require:** Points P and  $\phi(Q)$ , prime divisor  $r = (r_{l-1} \dots r_0)$ , field order p, and embedding degree k,  $h_{P,Q}$  a rational function **Ensure:**  $F = e(P, \phi(Q))$ 1: F = 1, R = P2: for i = l - 2 downto 0 do 2: 3:  $G \leftarrow h_{R,R}(\phi(Q))$  and R = 2R / \* Algorithm 3: 14 multiplications \*/ 4:  $F = F^2 * G / *$  Algorithm 5 and 6: 2+4 multiplications \*/ 5: if  $r_i = 1$  then 6:  $G \leftarrow h_{R,P}(\phi(Q))$  and R = R + P /\* Algorithm 4: 24 multiplications \*/ 7: F = F \* G / \* Algorithm 5: 2 multiplications \*/ 8: 9: end if end for 10: return  $F \leftarrow F \frac{p^k - 1}{r}$  /\* Algorithm 7: next slide \*/

What if for the substantial number of P and Q the result of e(P, Q) = 1? Distortion maps!  $\phi(Q) = (x_Q i, \frac{1}{y_Q})$ , where  $i^2 = -1$ . Consequently, F and G are the complex numbers. Other names: twists or operations in the extension field  $x^2 + 1$ , in this case.



Coprocessor overview



## The overview of novel coprocessor block diagram





Results Conclusions



FPGA-based hardware architectures - preliminary results Stratix V

- 80-bit security coprocessor: logic 41471 ALM, memory 552k, 120 DSPs, 263 MHz, latency: 133μs
- 120-bit security coprocessor: logic 120628 ALM, memory 1327k, 288 DSPs, 257 MHz, latency: 541μs
- 128-bit security coprocessor: logic 137484 ALM, memory 1432k, 336 DSPs, 242 MHz, latency: 697μs

### Reference software implementation results:

- GNU Multiple Precision Arithmetic Library
- Testing platform: Mac OS X 10.6.8, CPU: Intel Core i7 2.8GHz, 8GB 1067 MHz DDR3
- 80-bit: 5.09ms, 120-bit: 29.41ms, 128-bit: 37.11ms

イロト イヨト イヨト



Results Conclusions



Speed records for the range of 120-128-bits security for the pairing transformations

### over prime fields

Publication	Curve Type	Security	Туре	Platform	Latency
This work	twisted supersingular Edwards	120-bit	Tate	Stratix V	0.54ms
Cheung et al. [CHES'11]	Barreto-Naehring	126-bit	OptAte	Virtex-6	0.57ms
This work	twisted supersingular Edwards	128-bit	Tate	Stratix V	0.70ms
This work	twisted supersingular Edwards	120-bit	Tate	Stratix IV	0.70ms
Beuchat et al. [Pairing'10]	Barreto-Naehrig	126-bit	OptAte	Core i7 2.8	0.83ms
This work	twisted supersingular Edwards	128-bit	Tate	Stratix IV	0.88ms
This work	twisted supersingular Edwards	120-bit	Tate	Virtex-6	1.05ms
Cheung et al. [CHES'11]	Barreto-Naehrig	126-bit	OptAte	Stratix III	1.07ms
Fan et al. [Computers'11]	Barreto-Naehrig	128-bit	OptAte	Virtex-6	1.36ms
This work	twisted supersingular Edwards	128-bit	Tate	Virtex-6	1.05ms
Fan et al. [Computers'11]	Barreto-Naehrig	128-bit	Ate	Virtex-6	1.60ms
Cheung et al. [CHES'11]	Barreto-Naehrig	126-bit	OptAte	Cyclone II	1.93ms

### Comment:

The fastest reported pairing coprocessor over prime fields for security level above 120 bits!

Cryptoarchi '13

M.Rogawski, E.Homsirikamol, K. Gaj

An FPGA-based Accelerator ...



Results Conclusions



# Major Contributions

- Novel, low latency, generic, optimized for fast carry-chains (FPGA), hybrid adder for big numbers (thousand of bits and more)
- Solinas primes-based, DSP-oriented, modular arithmetic architectures for addition, subtraction and multiplication
- First hardware architectures for 80, 120 and 128-bit pairing on Edwards curves
- Our coprocessor (on Stratix V) computes 120 and 128-bit secure pairing over prime field in less than 0.54 and 0.70 ms, respectively. It is the fastest pairing implementation over prime fields in this security range



Questions

Motivation and introduction Efficient arithmetic in FPGAs Pairing on Edwards curves Tate pairing coprocessor Results and conclusions

Results Conclusions



# Thank you!

**Questions?** 



# Questions?

### CERG: http:/cryptography.gmu.edu