ScheduleMotivationData Encryption StandardCUDA GPUBitsliceReference solutionsImplementationComparisonConclusion00000000000

Implementation of DES cryptographic algorithm using NVIDIA GPU for a brute-force attack

Miroslav Monok Robert Lorencz

Department of Computer Systems Faculty of Information technology Czech Technical University in Prague

June 25, 2013



Schedule ●	Motivation 0	Data Encryption Standard O	CUDA GPU oo	Bitslice 00	Reference solutions	Implementation	Comparison O	Conclu: 00
Sche	edule							

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

1 Schedule

2 Motivation

3 Data Encryption Standard

4 CUDA GPU

- **6** Bitslice
- 6 Reference solutions
- Implementation

8 Comparison

Schedule	Motivation	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison	Conclu
	•							
Mativation								

- Create efficient software implementation of DES algorithm using GPU
- Prove that GPU technology can be compared to specialized HW in terms of power/cost ratio

▲□▶ ▲圖▶ ★ 国▶ ★ 国▶ - 国 - のへで



Data Encryption Standard

- Widely used.
- Plenty of different implementations available
- Often used as a "benchmark"
- Till now completely broken only by brutte force attack



GPU as a cheap and powerfull computational platform

Control	ALU	ALU						
	ALU	ALU						
Cache								
DRAM								
CPU								

_														
DRAM														
GPU														

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

Schedule	Motivation	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison	Conclu:
0	0	0	○●	00	00	0000000	0	00
СПС)A arc	hitecture						

- Big amount of simple computational units *Straming Processor*, grouped into *Streaming Multiprocessor*
- CUDA is a complete SW & HW architecture.
- Threads grouped into blocks run in parallel. Parallel part of programme is called (*Kernel*)
- Number of threads and blocks per kernel determines overall power.

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- Cuda defines different memory types (registers, shared memory, constant memory (no/cached),main memory,...)
- Memory size vs. memory response time.

Schedule	Motivation	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison	Conclu
				•0				

0

Bitslice

- 1 Different data representation
- 2 Bits of word are placed in different variables.
- **3** Bit-level parallelization
- **5** Efective use of memory
- **6** $1 \times \text{bitslice DES} = 32 \times \text{DES}.$



Schedule	Motivation	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison	Conclu:
0	O	0	oo	○●	00	0000000	O	00
Bits	ice							

- **S-box as a Lookup-table is replaced by logical functions** (using XOR, OR, NOT, AND gates)
- Each of the output bits from S-box is function of all input bits $o_j = f(i_1, i_2, i_3, i_4, i_5, i_6)$

- DES reduced to S-boxes = one big logical function.
- Complexity of function determines the speed of algorithm.

Schedule	Motivation	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison	Conclu
			00	00	0	0000000		00

COPACOBANA



- Specialized HW based on FPGA technology.
- Up to 120 FPGA cores (Xilinx Spartan-3 XC3S1000)
- **Power:** 65.28×10^9 keys/sec.
- **Price:** 10 000 € (HW), up to 60 000 € as market price.

Schedule Motivation Data Encryption Standard CUDA GPU Bitslice Reference solutions Implementation Comparison Conclusion Record Setting Software Implementation of DES Using CUDA

- Published on (*Seventh International Conference on Information Technology 2010*) by italian group of scientists.
- SW solution running on CUDA GTX 260-216 graphic card.

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- using Bitslice data representation.
- Power: 373.58 $\times 10^6$ keys/sec.
- configuration: 65535 blocks \times 256 threads.
- **Price:** 110€



▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ

Computational node *Alpha (gpgpu-alpha.fit.cvut.cz)* :

- CPU :Intel i5 760 2.8GHz.
- RAM:8GB.
- GPU:GeForce GTX 480.



Basic bitslice DES version

- First version, optimalized by compiler.
- 1 thread=1 bitslice DES= 32 keys.
- Frequent communication with main memory.
- High use of registers = low use of computational units.
- **Power:** 568 330 506.2 keys/sec., version CoreLight 576 792 274.2 keys/sec.

▲ロト ▲帰ト ▲ヨト ▲ヨト 三日 - の々ぐ



Basic bitslice DES version



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへで

Schedule Motivation Data Encryption Standard CUDA GPU Bitslice Reference solutions Implementation Comparison Conclus

Dividing the computation

DES8

- 8 threads, each computing one S-box.
- Variables stored in shared memory.
- Low number of threads per block. Code divergency.
- speed: 353 061 687.5 keys/sec (32768 blocks)

DES32

- Each threads computes 1 output bit from S-box.
- Variables stored in shared memory.
- Power: 449 628 790.34 keys/sec (32768 blocks)
- Dividing the computation didn't bring desired speedup (code divergency, ...)

Schedule 0	Motivation 0	Data Encryption Standard O	CUDA GPU oo	Bitslice 00	Reference solutions	Implementation	Comparison O	Conclu: 00
DES	const							

• Use of constant memory for plaintext and ciphertext and **part** of the key

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

- Lower use of registers improved the speed about 20%
- **Power:** 651 018 433.4 keys/sec.

Schedule 0	Motivation 0	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison 0	Conclu:
DES	ont							

• Key is divided into several parts:

Kernel Call Index	Block Index	Thread Index	Constant
-------------------	-------------	--------------	----------

- precomputation of key on CPU = part of the key is constant.
- Does not allow to change number of blocks/threads dynamically
- till now, our most powerfull version
- Power: 1.03×10^9 keys/sec. (64 threads / 8192 blocks)

Schedule	Motivation	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison	Conclu
						000000		

DESopt



◆□ ▶ ◆昼 ▶ ◆臣 ▶ ◆臣 ▶ ○ ○ ○ ○ ○

Schedule	Motivation	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison	Conclu
							•	

Comparison

	Power (Key/sec)	HW Price [€]	Power/price	
COPACOBANA	65280×10^{6}	10 000 (60 000)€	6.528 (1.1)	
DES Italy (GTX260)	373.58×10^{6}	110€	3.396	
DESopt (GTX480)	1030×10^{6}	210€	4.904	

◆□ ▶ < 圖 ▶ < 圖 ▶ < 圖 ▶ < 圖 • 의 Q @</p>



Implementation - Conclusion

- Speedup 2.76 \times comparing with reference SW solution
- Throughput aprox 53.7 Gbit/sec
- The number of registers available per thread is the limiting factor.
- Speedup was achieved by use of constant memory and by dividing the key.

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

• Further improvement are possible by optimizing logical functions for S-Boxes

-	0	0	00	00	00	0000000	0	00
Schedule	Motivation	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison	Conclu

- CUDA is widely supported (forums, big community, SW updates,...)
- No need for special skills and training to develop on GPU
- Different data representation can bring speedup (bitslice)
- FPGA based solutions-more expensive HW and DEVELOPMENT (SW, testing, developers,..)
- GPU technology is significantly cheaper and more flexible, but still slower than dedicated HW

Schedule	Motivation	Data Encryption Standard	CUDA GPU	Bitslice	Reference solutions	Implementation	Comparison	Conclu

Thank you for attention!

Miroslav Monok

monokmir@fit.cvut.cz

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ