

Security Matters.




Recent Advances in FPGA Design Security Reduce Insider Threats

Presented by G. Richard Newell
Senior Principal Product Architect

At Cryptarchi 2013
June 24, 2013, Fréjus, France

Microsemi SoC Flash Products

Increasing system features on differentiated flash technology



SmartFusion[®]2 - Flash SoC FPGA w/ ARM Cortex-M3

Most Secure, Highest Reliability, Lowest Power


- 166MHz ARM[®] Cortex[™]-M3 w/ on board eSRAM & eNVM
 - Includes ETM and instruction cache
 - Extensive peripherals CAN, TSE, USB
- Most secure FPGA
 - DPA hardened, AES256, SHA256, random number generator
- Most reliable FPGA
 - Zero FIT flash FPGA configuration
 - SEU protected memories: eSRAMs, DDR bridges (MSS, MDDR, FDDR), instruction cache, ethernet, CAN and USB buffers, PCIe, MMUART and SPI FIFOs
 - Hard 800 mbps DDR2/3 controllers with SECDED (aka ECC or EDAC) protection
 - Built-in NVM data integrity check
- Lowest power FPGA
 - < 0.5mW in flash-freeze mode
 - 9mW static power during operation
- 2x fabric performance
- 16x 5Gbps SERDES, PCIe, XAUI / XGXS+ native SERDES
- Integrated DSP processing blocks
- 120K LUT, 5Mbit SRAM, 4Mbit eNVM

Differentiated, High Value Features




Mainstream Required Features

SmartFusion2 SOC FPGA Block Diagram



Steps in the FPGA World-Wide Supply Chain



License 3rd-Party IP
 Design / Verification
 Create Tooling (Masks)
 Wafer Fabrication
 Wafer-Test / Personalization
 Dice / Package
 Package-Test / Binning / Marking


Stock
 Ship
 Re-Stock

License 3rd-Party IP
 Design / Verification
 Create Configuration Files
 Incoming Inspection
 Board Assembly
 Program FPGA Configuration
 Board-level Test
 Equipment Assembly / Test
 Personalize / Activate Features


Deploy in Field
 Field Updates
 Decommission

 Field Updates

Threats in the FPGA Supply Chain



Security is a Full-Time Job for Microsemi



Design Security


Design Security Features	M2S005	M2GL005	M2S090	M2GL090
	M2S010	M2GL010	M2S100	M2GL100
	M2S025	M2GL025	M2S150	M2GL150
	M2S050	M2GL050		
Software Memory Protection Unit (MPU)	X		X	
DPA countermeasures for all design security keys	X	X	X	X
FlashLock™ Passcode Security (256 bit)	X	X	X	X
Flexible security settings using flash lock-bits	X	X	X	X
Encrypted/Authenticated Design Key Loading	X	X	X	X
Symmetric Key Design Security (256 bit)	X	X	X	X
Design Key Verification Protocol	X	X	X	X
Encrypted/Authenticated Configuration Loading	X	X	X	X
Certificate-of-Conformance (C-of-C)	X	X	X	X
Back-Tracking Prevention (a.k.a. versioning)	X	X	X	X
Device Certificate(s) (Identification, Anti-Counterfeiting)	X	X	X	X
Support for Configuration Variations	X	X	X	X
Fabric NVM and eNVM Integrity Tests	X	X	X	X
Information Services (S/N, Cert., USERCODE, etc.)	X	X	X	X
Anti-tamper countermeasures	X	X	X	X
Tamper Detection	X	X	X	X
Tamper Response (incl. Zeroization)	X	X	X	X
ECC Public Key Design Security (384 bit)			X	X
Hardware Intrinsic Design Key (SRAM-PUF)			X	X

Data Security “S” Devices


Additional "S" device Features	M2S005S	M2GL005S	M2S090S	M2GL090S
	M2S010S	M2GL010S	M2S100S	M2GL100S
	M2S025S	M2GL025S	M2S150S	M2GL150S
	M2S050S	M2GL050S		
CRI Pass-through DPA Patent License	X	X	X	X
Hardware Firewalls protecting access to memories	X	X	X	X
Non-Deterministic Random Bit Generator Service	X	X	X	X
AES-128/256 Service (ECB, OFB, CTR, CBC modes)	X	X	X	X
SHA-256 Service	X	X	X	X
HMAC-SHA-256 Service	X	X	X	X
Key Tree Service	X	X	X	X
PUF Emulation (Pseudo-PUF)	X	X		
PUF Emulation (SRAM-PUF)			X	X
ECC Point-Multiplication Service			X	X
ECC Point-Addition Service			X	X
User SRAM-PUF Enrollment Service			X	X
User SRAM-PUF Activation Code Export Service			X	X
SRAM-PUF Intrinsic Key Gen. & Enrollment Service			X	X
SRAM-PUF Key Import & Enrollment Service			X	X
SRAM-PUF Key Regeneration Service			X	X

Supply Chain Assurance

- An X.509 conforming certificate digitally signed by Microsemi is stored in each device's eNVM
- Certifies integrity and authenticity of signed data:
 - Serial number and date code
 - Part Number (with options showing speed grade, screening level, etc.)
 - In larger devices also includes device's ECC Public Keys
- Key verification protocol binds certificate to secret key(s)
- Cryptographically assures customer that each device is...
 - As marked (speed grade, etc.) – not fraudulently “upgraded”
 - Not counterfeit (or overbuilt by our fab.)



Device Certificate Chain of Trust



Fabrication
 • Secrets "baked" into Silicon


Wafer Test
 • Authenticate ICs Using Silicon Secrets
 • ICs Authenticate Microsemi HSMs, too
 • Inject Symmetric Factory Keys & S/Ns
 • Inject ECC Key Pairs & Enroll ECC Private Keys with Physically Uncloneable Functions (PUFs)

Dice

Package Test
 • Bin IC (e.g., by speed grade)
 • Authenticate IC Using Factory Key
 • Export ECC Public Key & S/N; Authenticate Key
 • Sign & Inject Public Key Certificate



Low-cost secure production programming




- HSM manages user bitstream keys
- Generates job tickets
- Workstation runs Libero® IDE
 - Synthesis, place-and-route
 - Bitstream generation and encryption


- HSM generates authorization codes
- Decrypts factory key database, or
- Performs Diffie-Hellman key establishment
- Decrypts job ticket
- Keeps track of device count on jobs

SmartFusion[®]2 User Key Injection Cloning/Overbuilding Prevention

Microsemi SmartFusion[®]2 (using symmetric key method)



Microsemi SmartFusion2 (-080 & -120 only) (using optional ECC public-key method)




Key Management Comparison


	#1 SRAM FPGA	#2 3G Flash FPGA	#3 Symmetric Key Method	#4 Public-Key Method
Requires Trusted Programming Facility	yes	yes	no	no
Requires Trusted Assembly Facility	yes	no	no	no
Requires Factory Key Database	no	no	yes	no
Requires on-line protocol	no	no	no*	no*
Bitstream key stored statically in device	yes	yes	no	no
Keys Always Protected (by HSM or encryption)	no	no	yes	yes

* Does require reading S/N and/or X.509 certificate, but this can be done offline

Digital Certificate-of-Conformance (C-of-C)



- How to prevent insiders and rogue CMs from subverting security intent?
 - E.g., loading own keys, security settings, or a design with a Trojan Horse?
- Answer: C-of-C detects any fraud




On-site check (May all be the same)

?=?

Digest₁

Digest₂

Digest₃



Certificate of Conformance (C-of-C)

Secure check


?=?

From Bitstream, S/N, & Key compute MAC and compare

MAC₁


Message Authentication Codes (MAC) are always unique for each device

Devices that fail programming are zeroized but still generate a C-of-C, if possible




Microsemi SoC Software Code Signing

- Microsemi software tools are now digitally signed
- The VeriSign root key should be inherently recognized and trusted on almost all computers




Field	Value
Signature algorithm	sha1RSA
Signature hash algorithm	sha1
Issuer	VeriSign Class 3 Code Signing ...
Valid from	Wednesday, March 27, 2013 ...
Valid to	Sunday, March 01, 2015 4:59:...
Subject	Microsemi, Digital ID Class 3 - ...
Public key	RSA (2048 Bits)
Basic Constraints	Subject Type=End Entity, Pat


CN = Microsemi
OU = Digital ID Class 3 - Microsoft Software Validation v2
O = Microsemi
L = SAN JOSE
S = California
C = US



Threats in the FPGA Supply Chain



The Secured Supply Chain



The Supply Chain
Managed by the
OCM & OEM



Insiders
Industrial Espionage
Criminal Profiteers
Nation-States

And not by the
Adversaries

Thank You for your Attention!

Questions?

G. Richard Newell
Senior Principal Product Architect
Microsemi Corporation, SoC Group
richard.newell@microsemi.com
+1 (408) 643-6146

