technology from seed

Secure partial dynamic reconfiguration of FPGAs

Hirak Kashyap and Ricardo Chaves

INESC-ID / IST





Outline

technology from seed



Introduction & Motivation

- Computing, configurable devices, and FPGAs
- □ FPGA dynamic re-configuration, benefits, and applications
- Attacks against FPGAs
- Built-in FPGA security features
- □ State of the art in Secure dynamic reconfiguration
- Proposed solution: description and analysis

Implementation

- The 3-AES crypto kernel
- The 1-AES crypto kernel
- The configuration processor

Evaluation

- Resource requirements and performance
- Comparison with related state of the art
- Conclusions

Benifits of dynamic reconfiguration



- System Flexibility
 - Performs changing functionality
- Size and Cost Reduction
 - > Time-multiplexing of hardware require a smaller FPGA
- Reduction in energy consumption
 - Shut down power-hungry tasks when not needed
- Applications requiring dynamic reconfiguration:
 - Communication HUBs
 - Multipurpose satellites / micro-satellites
 - Robotic rovers and orbiters
 - Software defined radio etc.



technology

from seed





technology

from seed



FPGAs - Organization



Structure:

TÉCNICO LISBOA

- Configurable Logic Blocks (CLBs)
- Interconnection network
- Programmable Switches
- I/O Interfaces
- Others

4

CLBs (slices):

- Look Up Tables (LUT)
- Registers (FF)
- Fast carry chains
- Multiplexers
- Selection logic

technology

from seed

FPGAs – Extra features







°0~1

- Processor cores:
 - PowerPC (Xilinx VIRTEX II Pro and 4)
 - Dual-core ARM 9 (Xilinx Zynq)
- Embedded memory blocks: BRAM (dual port) and Distributed RAM
- > DSP blocks: Multiplications, Additions, MAC, ...
- Digital Clock Manager Multiple clk rates signals
- MultiBoot up to 4 configurations (from virtex-6)
- > ADC (virtex-7)

TÉCNICO

- Dedicated High throughput IOs
- > Dynamic Partial Reconfiguration

technology

FPGAs - Configuration



- Configuration: full or partial
- Full configuration:
 - Configures the LUTs, BRAMs, and interconnections of the whole device
 - Volatile FPGAs have to be configured every time after power-on
- Partial configuration:
 - Configures a specific part of the device
 - Partial configuration types:
 - Shutdown
 - Dynamic
 - Dynamic configuration is highly useful if hardware reconfigures frequently



TÉCNICO LISBOA from seed

technology

from seed

FPGAs – Configuration bitstream



Sync word

Write Command register

Reset CRC Write IDCODE register

IDCODE of XC7VX485T

Write Command register

NULL

Write Mask register for CLT0/1

Mask

Write CLT 1 (Control Register)

Data write to CLT1

Write Command register

Write configuration data

Write Frame address register

First frame address

Write FDIR (Word count 101)

Write Frame address register

Frame address

Write CRC register 32 bit frame CRC

101 configuration words (XC7VX485T)

FPGA is configured using a configuration file called Bitstream

- ► Header (Ignored by the FPGA)
- Sync word
- General configuration info
- Frame configuration data
 - Write location registers
 - Configuration data:
 - LUTs, BRAMs, routing, ...

0xaa995566

0x30008001

0x0000007

0x30018001

0x03687093

0x30008001

0x00000000

0x3000C001

0x00200000

0x30030001

0x00200000

0x30008001

0x00000001

0x30002001

XXXXXXXX

0x30004065

0x30002001

XXXXXXXX

0x30000001

XXXXXXXX

- Final CRC
- Stop/Descync word

Bitstream types:

- 1. Full configuration
- 2. Partial configuration
- > more or less the same as for full configuration

IJ	TÉCNIC LISBOA
----	-------------------------

Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento em Lisboa

0x30004065	0x30004065 Write FDIR (Word count 101)					
101 configuration words (XC7VX485T)						
0x30002001	Write Frame address register					
XXXXXXXXX	Frame address					
0x30000001	Write CRC register					
XXXXXXXXX	32 bit frame CRC					
0x30008001	Write Command register					
0x00000000	NULL					
0x3000C001	Write Mask register for CLT0/					
0x00200000	Mask					
0x30030001	Write CLT 1 (Control Register)					
0x00000000	Data write to CLT1					
0x30008001	Write Command register					
0x0000003	Last Frame					
100 NOOP words (XC7VX485T)						
0x30002001	Write Frame address register					
0x03be0000	Frame address (XC7VX485T)					
0x30000001	Write CRC register					
XXXXXXXX	32 bit CRC					
0x30008001	Write Command register					
0x000000d	Desync word					
NOOP words to flush the pipeline						

Configuration bitstream format

Configuration frame

Hoodor

FPGAs – Configuration interfaces



- Configuration interfaces:
 - External configuration ports (JTAG, SelectMAP, Serial, BPI, and SPI) or
 - Internal configuration access port ICAP or ICAPE2 (Xilinx 7 series)
- They internally use the same FPGA serial configuration interface. Only one can be used at a given moment.
 - To use ICAP after initial configuration: BitGen g Persist:No





8

State of the art

technology from seed

Attacks against FPGAs



Cloning of SRAM FPGAs

Eavesdropping and read-back

Reverse engineering of the bitstreams

Design can be reconstructed from raw bitstream

Bitstream tampering

Manipulate a particular field of the bitstream, MITM attacks.

Side channel attacks

> Power analysis, timing behavior attacks etc.

Replay attacks

9

ΈΓΝΙΓΟ

 Prevent reconfiguration with an updated bitstream (System Downgrade)



State of the art

FPGAs – Xilinx built-in security mechanisms

lisboa

- Bitstream Encryption
 - Software-based bitstream encryption and on-chip bitstream decryption
 - Same key for all bitstreams and cannot be reprogrammed without resetting the device
 - Key is stored internally in either Battery Backed RAM (BBRAM) or eFUSE (OTP)
 - > AES-CBC (256-bit)
- Bitstream Authentication
 - Available when using bitstream encryption
 - > The authentication key is not stored inside the FPGA
 - > The key and the MAC are sent **as a part of the encrypted bitstream**
 - SHA-2 (256-bit)
- Improved partial bitstream integrity
 - > Error in the address portion of the partial configuration bitstream can overwrite the static portion
 - Frame-wise CRC verification was introduced in the Xilinx 7 series FPGAs



Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento em Lisboa

technology

from seed

State of the art

FPGAs – Vulnerabilities in Xilinx built-in security

- Single key for all the bitstreams
 - Simplifies replay attacks and cryptanalysis
- > The authentication tag and the key are part of the bitstream
 - Unable to detect the replay attacks using unintended bitstream
- > The authentication is verified only at the end of the bitstream
 - The static partitions may be overwritten by tampered bitstreams
- Bitstream has a strict and well known format
 - > Particular fields of the bitstream can be attacked
- CRC field can be attacked
 - CRC can be deterministically calculated for the tampered frame. The tampered frame will pass the CRC by ICAP before configuration.
- Unprotected AES implementation
 - Susceptible to DPA attacks allowing to retrieve the internal key

Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento em Lisboa

inesc id

technology from seed

The state of the art

technology from seed



Ref.	Objective	System Downgrade	Secure Remarks external storage
Braeken (2011)	Secure remote reconfiguration	Possible	
Vliegen (2013)	Secure remote reconfiguration	Not possible	MEM
Vliegen (2014)	Secure remote reconfiguration	Possible	{ Tag _i bitstream }Ks
Hori (2012)	Prevent side channel attacks	Possible	Sec.
Hori (2013)	AES-GCM on Bit Stream Block	Possible	
Kepa (2008)	Integrity of DPR System	Possible	FPGA
Devic (2012)	Prevent Replay attacks	Not Possible	reconfiguration

Additional work exists more focused on the IP retrieval:

ISBOA

- Guneysu2007, Drimmer2009, Braeken2011, Vliegen2014

TÉCNICO

Outline

technology from seed



Introduction & Motivation

- Benefits and applications
- □ FPGAs and reconfiguration
- □ Attacks against configuration bitstreams
- Technology support for bitstream security
- □ State of the art in Secure dynamic reconfiguration

Proposed solution: description and analysis

- Implementation
 - The cryptographic kernel
- Evaluation
 - Resource requirements and performance
 - Comparison with related state of the art
- Conclusions

ECNICO

The proposed solution

technology from seed

MAC using pre-shared

kev

Encrypt using

unique

random key

External Memory

Decrypt using the unique

random key

Frame-wise

CRC &

Configure



Decrypt using

pre-shared

key

MAC using

the unique

random key

Divided into two phases:

Phase 1 – Reception, validation, and storage of bitstream

- Validation of the received (remote) bitstream
- Re-encryption and storage in the external memory
 - Using an unique random key, stored internally
- Storage of the new key and MAC inside the device
 - On an internal BRAM
- Can be at any time without particular time constrains

Phase 2 – Reconfiguration using the stored bitstream

- Retrieved the internal key for a given bitstrem
- > Loads the decrypts the bitstream from the external memory
- Simultaneously validates the bitstream
 - MAC calculation
 - Encrypted CRC send it to the configuration port (ICAP)
- Performed on-the-fly
 - During operation/ reconfiguration
 - Using a 32 bits port

TÉCNICO LISBOA



The proposed solution: security features

technology from seed



Authenticated encryption

- Confidentiality and authentication of the received bitstream
 - Using a shared key (K_s) with the IP source

Separate internal keys for external storage

- Prevents replay attack using a out-of-date bitstream
 - Unique random keys

Partial on-the-fly bitstream integrity validation

- Allows for on-the-fly bitstream authentication
 - By encrypting the bitstream and its CRC value
- Final MAC verification using the unique key

Cipher block chaining (CBC) vs. counter mode

Counter mode works like a stream cipher, CRC may be manipulated

7	Write FDIR (Word count 101)	0x30004065
	uration words (XC7VX485T)	101 config
	Write Frame address register	0x30002001
(Frame address	XXXXXXXX
	Write CRC register	0x30000001
)	32 bit frame CRC	XXXXXXXX
7	Write FDIR (Word count 101)	0x30004065
	uration words (XC7VX485T)	101 config
	Write Frame address register	0x30002001
	Frame address	XXXXXXXX
	Write CRC register	0x3000001
	32 bit frame CRC	XXXXXXXX
/		





15

Outline

technology from seed



Introduction & Motivation

- Benefits and applications
- □ FPGAs and reconfiguration
- □ Attacks against configuration bitstreams
- Technology support for bitstream security
- □ State of the art in Secure dynamic reconfiguration
- Proposed solution: description and analysis

Implementation

- The cryptographic kernel
- Evaluation
 - Resource requirements and performance
 - Comparison with related state of the art
- Conclusions

ΈΓΝΙΓΟ

technology from seed

The configuration processor: System Architecture

A prototype was implemented on a Xilinx Virtex-7

- VC707 FPGA board with a Virtex 7 XC7VX485T
 - > 75k Slices, 1k BRAMs
- Core components:
 - MicroBlaze processor
 - > AXI DMA core
 - Buses:
 - > AXI4, AXI4-Lite, and AXI4 Stream
 - AXI DDR3 RAM controller
 - ≻ I/Os
 - > serial com or ethernet port
 - ICAPE2 interface
- Security Co-processor
 - > TRNG [1]

17

- used for Key generation
 - connected to the MicroBlaze processor via the AXI4-Lite bus
- Cryptographic Kernel

[1] Wold, K. and Tan, C. H. (2008). Analysis and enhancement of random number generator in FPGA based on oscillator rings. International Conference on Reconfigurable Computing and FPGAs, 0:385–390

TÉCNICO LISBOA Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento em Lisboa



inesc id

Implementation: System Architecture

technology from seed



- > A prototype was implemented on a Xilinx Virtex-7 VC707 FPGA board
- > The cryptographic operations are implemented in a single modular component





18

Implementation: The cryptographic kernel



Data in

- > The cryptographic kernel architecture:
 - Uses three AES-CBC cores for the decryption, re-encryption, and CBC-MAC operations.
 - A folded architecture of Advanced Encryption Standard (AES) algorithm is used
 - > requires 10 cycles per block.







19

Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento em Lisboa

technology from seed

The cryptographic kernel: 1-AES crypto kernel

1-AES crypto kernel architecture

- A single AES-CBC core
 performs decryption, reencryption, and MAC
- Lower resource requirements
- Registers D, E, and M serve the same purpose as in the previous architecture



inesc id

TÉCNICO LISBOA Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento em Lisboa

technology from seed

Scheduling – Option 1



- The encryption latency is of 11 cycles
 - and has a throughput of 1 block per 10 cycles
 - The re-encryption and MAC operations depend on the decrypted block (register D)

Phase 2 scheduling Cycle(s) 12-21 22-31 32 33-42 43-52 53 1 - 1011 no. Phase-2 M_2 M_1 D_2 D_1 D_3 operation

> The kernel is idle for one cycle after each decryption:

- Phase 2 throughput:
 - > 128bits/21 cycles



technology from seed

Improved Scheduling – Option 2





ISBOA 22 Secure partial dynamic reconfiguration of FPGAs

Ricardo Chaves

Implementation from seed inesc id Improving phase 2 performance on VIRTEX 7 Remove the MAC verification in phase 2 Read from The authenticity is provided by the frame-wise external CRC of VIRTEX 7 memory combined with the block cipher encryption Decrypt using 0x30004065 Write FDIR (Word count 101) the unique 101 configuration words (XC7VX485T) random kev 0x30002001 Write Frame address register Configuration frames XXXXXXXX Frame address 0x30000001 Write CRC register 32 bit frame CRC XXXXXXXX 0x30004065 Write FDIR (Word count 101) 101 configuration words (XC7VX485T) 0x30002001 Write Frame address register /MAC u/sing Send to the Frame address XXXXXXXX configthe wnique 0x30000001 Write CRC register uration port rangom key 32 bit frame CRC XXXXXXXX Ks

- Achieves identical throughput as the 3-AES crypto kernel solution (in phase 2)
 - > 128 bits per 10 cycles

TECNICO

23

Phase 2 - Reconfiguration

Frame-wise

CRC error check

Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento em Lisboa

technology

Outline

technology from seed



Introduction & Motivation

- Benefits and applications
- □ FPGAs and reconfiguration
- □ Attacks against configuration bitstreams
- Technology support for bitstream security
- □ State of the art in Secure dynamic reconfiguration
- Proposed solution: description and analysis

Implementation

The cryptographic kernel

Evaluation

- Resource requirements and performance
- Comparison with related state of the art
- Conclusions

ECNICO

Experimental Evaluation

technology from seed



No. of BRAM required

Experimental results were obtained on a Xilinx Virtex-7 FPGA device XC7VX485T.



No. of Slices required by the security co-processor

Secure partial dynamic reconfiguration of FPGAs

ISBOA

25

Ricardo Chaves

Experimental Evaluation

Comparison with the state of the art



Comparison with the state of the art



Slice requirements



26

Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento em Lisboa

technology from seed

technology from seed



Provided security mechanisms

Requirements	Built-in	Vliegen	Hori	Devic	Ours
Confidentiality	\checkmark	✓	\checkmark	\checkmark	\checkmark
Authentication	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Freshness	x	\checkmark	x	\checkmark	\checkmark
Secure ext.Storage	\checkmark	x	\checkmark	\checkmark	\checkmark
Verify before configuration	X	✓	✓	X	\checkmark
On-the-fly	X	x	\checkmark	x	\checkmark
Max. throughput (Mbps)	800	NA	913	23	2508



27

Outline

technology from seed



Introduction & Motivation

- Benefits and applications
- □ FPGAs and reconfiguration
- □ Attacks against configuration bitstreams
- Technology support for bitstream security
- □ State of the art in Secure dynamic reconfiguration
- Proposed solution: description and analysis

Implementation

- □ The cryptographic kernel
- Evaluation

ECNICO

- Resource requirements and performance
- Comparison with related state of the art

Conclusions

Conclusions



The proposed systems allows to improve the security features:

- Prevents system downgrade and assures bitstream freshness
- > On-the-fly detection of tampering attacks, before configuration
 - Prevents overwrite of the static region
- Secure usage of (large capacity) external memory

Performance and resource improvements:

- > 1% overall area increase, considering the core system of the target FPGA
 - Requires only 1% additional slices and 3% additional BRAMs

Fast: 2.5Gbps

- > only limited by the AES core
- 3 times faster than the built-in security mechanism of the Xilinx FPGAs
- Requires 45% less Slice resources and 93 times faster
 - Regarding the most secure state of the art (Devic et al.)

Conclusions

Future work



> Future improvements:

- By using faster encryption/decryption cores,
 - to achieve a configuration throughput of 3.2 Gbps
 - limit of the configuration port.
- SCA and Fault attack protection
- The initialization problem
 - how to assure the correct initialization of the device
- Evaluate differente technologies



Thank you!

Questions?

Email: Ricardo.Chaves@inesc-id.pt

Project sources and implementation details can be accessed at: http://spsinesc.id.pt/~rjfc/cores/SecDR/

[1] Hirak Kashyap and Ricardo Chaves, "Secure partial dynamic reconfiguration with unsecured external memory", 24th International Conference on Field Programmable Logic and Applications (FPL 2014), September 2014.