



# High Throughput TRNGs on FPGAs

Vladimir Rožić, Bohan Yang and Ingrid Verbauwhede  
ESAT-COSIC and iMinds, KU Leuven




# Outline

- Design and Evaluation Requirements
- Entropy Extraction
- General Architecture
- Stochastic Model
- Platform Parameters
- Design Decisions
- Results
- Conclusions and Future Work


# Security Evaluation

THE OLD METHOD:




# Security Evaluation

## THE NEW METHOD:




# Security Evaluation

## THE NEW METHOD:




# Design Procedure



- STEP1: Build the mathematical model for estimating entropy
- STEP2: Measure the relevant platform parameters
- STEP3: Tune design parameters to make trade-offs


# Timing Jitter

$$\text{Delay} = d_0 + \Delta d$$



# Timing Jitter



$$\text{Delay} = d_0 + \Delta d \text{ RANDOM}$$







# Timing Jitter

$$\text{Delay} = d_0 + \Delta d \text{ RANDOM}$$



# Timing Jitter




$$\text{Delay} = d_0 + \Delta d \text{ RANDOM}$$



More  
Oscillators

# Timing Jitter

$$\text{Delay} = d_0 + \Delta d \text{ RANDOM}$$






More  
Oscillators

More  
Transitions

# Timing Jitter

$$\text{Delay} = d_0 + \Delta d \text{ RANDOM}$$




More  
Oscillators



More  
Transitions

Efficient  
Entropy Extraction




# Entropy Extraction







# Entropy Extraction



# Entropy Extraction




# Entropy Extraction






# Jitter Accumulation




# Jitter Accumulation




$k^2$

# Entropy Extraction on FPGA



# Entropy Extraction on FPGA



$$d_{\text{step}} = 16\text{ps to } 17\text{ps}$$


$$d_{\text{LUT}} = 480\text{ps}$$

$$(d_{\text{LUT}}/d_{\text{step}})^2 = 797.2$$


# Entropy Source

V. Rozic, B. Yang, W. Dehaene and I. Verbauwhede, “Highly-Efficient Entropy Extraction for True Random Number Generators on FPGAs”, DAC 2015.


Fast Delay Lines



# Entropy Source - Implementation



# Jitter Snapshot



# Stochastic Model - FSM



1	0	0
1	0	0
1	0	0
1	0	0
1	0	0
1	0	0
1	1	0
1	1	0
...	...	...
1	1	0
1	1	0
1	1	0

1	0	0
1	0	0
1	0	0
1	0	0
1	0	0
1	1	0
1	1	0
1	1	0
...	...	...
1	1	0
1	1	0
1	1	0

1	0	0
1	0	0
1	0	0
1	0	0
1	1	0
1	1	0
1	1	0
1	1	0
...	...	...
1	1	0
1	1	0
1	1	0


1	0	0
1	0	0
1	0	0
1	1	0
1	1	0
1	1	0
1	1	0
1	1	0
...	...	...
1	1	0
1	1	0
1	1	0

1	0	0
1	0	0
1	1	0
1	1	0
1	1	0
1	1	0
1	1	0
1	1	0
...	...	...
1	1	0
1	1	0
1	1	0







# Stochastic Model - FSM




# Stochastic Model - FSM





# Binary Probability




# Entropy Extraction - Edge Position Decoding





# Platform Parameters





# Platform Parameters-Jitter



# Platform Parameters-Jitter



# Platform Parameters-Jitter





$t=20\text{ns}$

$$\sigma_{\text{jitter}} = 0.97 * 16\text{ps} = 15.5 \text{ ps}$$



# Platform Parameters-Jitter




$t=20\text{ns}$

$$\sigma_{\text{jitter}} = 0.97 * 16\text{ps} = 15.5 \text{ ps}$$


**-20%**

**12.5 ps**

# Entropy Extraction - Bubbles in the Code




# Entropy Extraction – Double Edges



# Design Parameters



## Fast Delay Lines




Ring Oscillator

- $n=3$
- $m=36$
- $t=N*10\text{ns}$

# Non-Linearity



# Non-Linearity – Downsampling



# Results

Na	k	H	$n_{pf}$	Throughput1 [Mbps]	$H_{min}$	Throughput2 [Mbps]
1	1	0.917	3	33.33	0.58	28
2	1	0.994	2	25	0.88	22
3	1	0.999	1	33.33	0.96	16
5	4	0.42	15	1.33	0.13	1.3
10	4	0.77	5	2	0.36	1.82
15	4	0.9	3	2.22	0.55	1.83
20	4	0.95	2	2.5	0.68	1.7
25	4	0.98	2	2	0.78	1.56

# Results - resources

k	Platform	Resources
1	Spartan6	64 slices
4	Spartan6	40 slices



# Conclusions and Future Work

- Carry-chain primitives provide high-precision measurements of accumulated jitter
- Highly efficient entropy extraction on FPGAs
- High throughput (>MHz) with low resources (<70 slices)
- Future work
  - Improve arithmetic post-processing
  - Modify stochastic model to account for non-linearities
  - On-the-fly testing



# Thank You

Questions? Comments?