

# Fair and Comprehensive Benchmarking of 29 Round 2 CAESAR Candidates in Hardware: Preliminary Results



**Ekawat Homsirikamol,  
William Diehl, Ahmed Ferozpur,  
Farnoud Farahmand,  
and Kris Gaj  
George Mason University  
USA**

<http://cryptography.gmu.edu>  
<https://cryptography.gmu.edu/athena>

# Register-Transfer Level (RTL) and High-Level Synthesis (HLS) Designs



“Ice”

**Ekawat Homsirikamol**

**Ekawat Homsirikamol**  
a.k.a “Ice”

**RTL: AES-GCM, AEZ,  
Ascon, Deoxys,  
HS1-SIV, ICEPOLE,  
Joltik, OCB (8 algorithms)**  
**HLS: 15 algorithms**

Working on the PhD Thesis  
entitled  
“A New Approach to the Development  
of Cryptographic Standards Based  
on the Use of  
High-Level Synthesis Tools”

# Register-Transfer Level (RTL) Designs provided by



**Will  
Diehl**

**OMD  
Minalpher  
SCREAM  
POET**



**Ahmed  
Ferozपुरi**

**PRIMATEs-GIBBON  
PRIMATEs-HANUMAN**



**Farnoud  
Farahmand**


**AES-COPA  
CLOC**



**Mike  
Lyons**

**TriviA-ck**

# Cryptographic Standard Contests



# Evaluation Criteria

---

**Security**

**Software Efficiency**

**μProcessors**

**μControllers**

**Hardware Efficiency**

**FPGAs**

**ASICs**

**Flexibility**

**Simplicity**

**Licensing**

# Hardware Benchmarking in Previous Contests

---

**AES (1999-2000):**                      **5 final candidates**

**eSTREAM (2007-2008):**              **8 Phase-3 candidates**

**SHA-3 (2010-2012):**                  **14 Round 2 Candidates**  
**+ 5 Final Candidates**

---

**CAESAR (2016):**                        **29 Round 2 Candidates**

**2016.06.30: Deadline for Verilog/VHDL**

# CAESAR Hardware API

---

## Specifies:

- **Minimum compliance criteria**
- **Interface**
- **Communication protocol**
- **Timing characteristics**

## Assures:

- **Compatibility**
- **Fairness**

## Timeline:

- **Based on the GMU Hardware API presented at CryptArchi 2015, DIAC 2015, and ReConFig 2015**
- **Revised version posted on Feb. 15, 2016**
- **Officially approved by the CAESAR Committee on May 6, 2016**

# GMU Support for Designers of VHDL/Verilog Code

## Implementer's Guide

- v1.0 - May 12, 2016


## Development Package

- a. VHDL code of generic pre-processing and post- processing units for high-speed implementations
- b. Universal testbench
- c. Python app used to automatically generate test vectors
- d. VHDL wrappers used to determine the maximum clock frequency and resource utilization
- e. Six reference high-speed implementations of Dummy authenticated ciphers

<https://cryptography.gmu.edu/athena/index.php?id=download>



# Top-level block diagram of a high-speed architecture



# GMU Support for Designers of VHDL/Verilog Code

## RTL VHDL Code

- AES (Enc/EncDec, 10/11 cycles per block, SubBytes in ROM/logic)
- Keccak Permutation F
- Ascon – example CAESAR candidate

## Suggested List of Deliverables

- a. VHDL/Verilog code (folder structure)
- b. Implemented variants (corresponding generics & constants)
- d. Non-standard assumptions
- e. Verification method (test vectors)
- f. Block diagrams (optional)
- g. License (optional)
- h. Preliminary results (optional)



# FPGA Families & Devices Used for Benchmarking

## High-Speed

- **Xilinx Virtex-6:** xc6vlx240tff1156-3
- **Xilinx Virtex-7:** xc7vx485tffg1761-3
- **Altera Stratix IV:** ep4se530h35c2
- **Altera Stratix V:** 5sgxea7k2f40c1

## Lightweight:

- **Xilinx Spartan-6:** xc6slx16csg324-3
- **Xilinx Artix-7:** xc7a100tcsg324-3
- **Altera Cyclone IV E:** EP4CE22F17C6
- **Altera Cyclone V E:** 5CEBA4F23C7

# RTL Implementations Developed by GMU

## CAESAR Candidates:

1. AES-COPA
2. AEZ
3. Ascon
4. CLOC
5. Deoxys
6. HS1-SIV
7. ICEPOLE
8. Joltik
9. Minalpher
10. OCB
11. OMD
12. POET
13. PRIMATES-HANUMAN
14. PRIMATES-GIBBON
15. SCREAM
16. Trivium-ck

## Current Standard:

17. AES-GCM

# Parameters of Implemented Authenticated Ciphers

Algorithm	Key size	Nonce size	Tag size	Basic Primitive
<b>Block Cipher Based</b>				
<b>AES-COPA</b>	<b>128</b>	<b>128</b>	<b>128</b>	<b>AES</b>
<b>AES-GCM</b>	<b>128</b>	<b>96</b>	<b>128</b>	<b>AES</b>
<b>AEZ</b>	<b>384</b>	<b>96</b>	<b>128</b>	<b>AES</b>
<b>CLOC</b>	<b>128</b>	<b>96</b>	<b>128</b>	<b>AES</b>
<b>Deoxys<sup>≠</sup></b>	<b>128</b>	<b>64</b>	<b>128</b>	<b>Deoxys-BC (AES)</b>
<b>Joltik</b>	<b>128</b>	<b>32</b>	<b>64</b>	<b>Joltik-BC</b>
<b>Minalpher</b>	<b>128</b>	<b>104</b>	<b>128</b>	<b>TEM</b>
<b>OCB</b>	<b>128</b>	<b>96</b>	<b>128</b>	<b>AES</b>
<b>POET</b>	<b>128</b>	<b>128</b>	<b>128</b>	<b>AES</b>
<b>SCREAM</b>	<b>128</b>	<b>88</b>	<b>128</b>	<b>TLS</b>

# Parameters of Implemented Authenticated Ciphers

Algorithm	Key size	Nonce size	Tag size	Basic Primitive
<b>Permutation Based</b>				
<b>ASCON</b>	<b>128</b>	<b>128</b>	<b>128</b>	<b>SPN</b>
<b>ICEPOLE</b>	<b>128</b>	<b>128</b>	<b>128</b>	<b>Keccak-like</b>
<b>PRIMATEs- GIBBON</b>	<b>120</b>	<b>120</b>	<b>120</b>	<b>PRIMATE</b>
<b>PRIMATEs- HANUMAN</b>	<b>120</b>	<b>120</b>	<b>120</b>	<b>PRIMATE</b>
<b>Stream Cipher and/or Hash Function Based</b>				
<b>HS1-SIV</b>	<b>128</b>	<b>96</b>	<b>128</b>	<b>Salsa 20 (Cha-Cha 20)</b>
<b>OMD</b>	<b>128</b>	<b>96</b>	<b>128</b>	<b>SHA-2</b>
<b>TrivIA-ck</b>	<b>128</b>	<b>128</b>	<b>128</b>	<b>TrivIA-SC VPV-Hash</b>

# Parameters of Ciphers & GMU Implementations

Algorithm	Word Size, w	Block Size, b	#Rounds	Cycles/Block
<b>Block-cipher Based</b>				
<b>AES-COPA</b>	<b>32</b>	<b>128</b>	<b>10</b>	<b>11</b>
<b>AES-GCM</b>	<b>32</b>	<b>128</b>	<b>10</b>	<b>11</b>
<b>AEZ</b>	<b>64</b>	<b>256</b>	<b>20</b>	<b>25</b>
<b>CLOC</b>	<b>32</b>	<b>128</b>	<b>10</b>	<b>11</b>
<b>Deoxys</b>	<b>32</b>	<b>128</b>	<b>14</b>	<b>29</b>
<b>Joltik</b>	<b>32</b>	<b>128</b>	<b>32</b>	<b>65</b>
<b>Minalpher</b>	<b>32</b>	<b>256</b>	<b>18</b>	<b>19</b>
<b>OCB</b>	<b>32</b>	<b>128</b>	<b>10</b>	<b>12</b>
<b>POET</b>	<b>32</b>	<b>128</b>	<b>10/4</b>	<b>10</b>
<b>SCREAM</b>	<b>32</b>	<b>128</b>	<b>10</b>	<b>11</b>




# Parameters of Ciphers & GMU Implementations

Algorithm	Word Size, w	Block Size, b	#Rounds	Cycles/Block
<b>Permutation Based</b>				
<b>ASCON</b>	<b>32</b>	<b>64</b>	<b>6</b>	<b>7</b>
<b>ICEPOLE</b>	<b>256</b>	<b>1024</b>	<b>6</b>	<b>7</b>
<b>PRIMATE<sub>s</sub>-GIBBON</b>	<b>40</b>	<b>40</b>	<b>6</b>	<b>7</b>
<b>PRIMATE<sub>s</sub>-HANUMAN</b>	<b>40</b>	<b>40</b>	<b>12</b>	<b>13</b>
<b>Stream Cipher and/or Hash Function Based</b>				
<b>HS1-SIV</b>	<b>128</b>	<b>512</b>	<b>12</b>	<b>41 Enc/25 Dec</b>
<b>OMD</b>	<b>32</b>	<b>256</b>	<b>64</b>	<b>66</b>
<b>TriviA-ck</b>	<b>64</b>	<b>64</b>	<b>1</b>	<b>1</b>

# Relative Enc/Dec Throughput in Virtex 7

## Ratio of a given Cipher Throughput/Throughput of AES-GCM




Throughput of AES-GCM = 3398 Mbit/s

\*The HS1-SIV result represents encryption only


# Relative Area (#LUTs) in Virtex 7

## Ratio of a given Cipher Area/Area of AES-GCM



Area of AES-GCM = 3257 LUTs

# Relative Enc/Dec Throughput/Area in Virtex 7




Throughput/Area of AES-GCM = 1.04 (Mbit/s)/LUTs

\*The HS1-SIV result represents encryption only


# Summary of RTL Results for Virtex 7

		Thr/Area	Thr	Area
→	AES-COPA	Red	Yellow	Red
	AEZ	Yellow	Yellow	Orange
→	Ascon	Green	Yellow	Green
	CLOC	Orange	Yellow	Yellow
→	Deoxys	Red	Red	Yellow
→	HS1-SIV	Red	Yellow	Red
→	ICEPOLE	Green	Green	Orange
	Joltik	Red	Red	Green
	Minalpher	Orange	Yellow	Orange
	OCB	Orange	Yellow	Orange
→	OMD	Red	Red	Yellow
→	POET	Red	Yellow	Red
	PRIMATEs-GIBBON	Orange	Red	Light Green
	PRIMATEs-HANUMAN	Red	Red	Light Green
→	SCREAM	Red	Red	Yellow
→	TrivIA-cK	Green	Green	Light Green

# RTL Results for Virtex 7 – Throughput vs. Area




# RTL Results – Throughput



Algorithm	X-V6	X-V7	A-SIV	A-SV
ICEPOLE	(1)	(1)	(1)	(1)
TriviA-cK	(2)	(2)	(2)	(2)
AEZ	(3)	(3)	(5)	(5)
AES-GCM	(5)	(4)	(3)	(3)
Ascon	(4)	(5)	(4)	(4)
Minalpher	(10)	(6)	(6)	(7)
OCB	(6)	(7)	(8)	(8)
POET	(9)	(8)	(7)	(10)
CLOC	(7)	(9)	(10)	(12)
HS1-SIV	(8)	(10)	(9)	(6)
AES-COPA	(11)	(11)	(11)	(9)
OMD	(12)	(12)	(13)	(15)
Deoxys	(13)	(13)	(15)	(13)
SCREAM	(14)	(14)	(14)	(14)
PRIMATEs GIBBON	(15)	(15)	(12)	(11)
PRIMATEs HANUMAN	(16)	(16)	(16)	(16)
Joltik	(17)	(17)	(17)	(17)


# RTL Results – Area



Algorithm	X-V6	X-V7	A-SIV	A-SV
Joltik	(2)	(1)	(5)	(5)
Ascon	(1)	(2)	(1)	(1)
PRIMATEs HANUMAN	(3)	(3)	(2)	(2)
TriviA-cK	(5)	(4)	(4)	(4)
PRIMATEs GIBBON	(4)	(5)	(3)	(3)
SCREAM	(6)	(6)	(6)	(6)
AES-GCM	(8)	(7)	(7)	(7)
Deoxys	(7)	(8)	(9)	(9)
OMD	(9)	(9)	(15)	(15)
CLOC	(10)	(10)	(10)	(10)
OCB	(11)	(11)	(14)	(14)
AEZ	(12)	(12)	(13)	(13)
ICEPOLE	(14)	(13)	(8)	(8)
Minalpher	(13)	(14)	(11)	(11)
AES-COPA	(15)	(15)	(17)	(17)
POET	(16)	(16)	(16)	(16)
HS1-SIV	(17)	(17)	(12)	(12)



# RTL Results – Throughput/Area



Algorithm	X-V6	X-V7	A-SIV	A-SV
ICEPOLE	(1)	(1)	(1)	(1)
TriviA-cK	(2)	(2)	(2)	(2)
Ascon	(3)	(3)	(3)	(3)
AES-GCM	(4)	(4)	(5)	(5)
AEZ	(5)	(5)	(10)	(9)
CLOC	(7)	(6)	(8)	(11)
OCB	(8)	(7)	(12)	(13)
PRIMATEs GIBBON	(6)	(8)	(4)	(4)
Minalpher	(10)	(9)	(9)	(8)
SCREAM	(9)	(10)	(7)	(7)
OMD	(12)	(11)	(16)	(17)
PRIMATEs HANUMAN	(13)	(12)	(6)	(6)
Deoxys	(11)	(13)	(13)	(12)
POET	(14)	(14)	(14)	(14)
AES-COPA	(16)	(15)	(15)	(15)
HS1-SIV	(15)	(16)	(11)	(10)
Joltik	(17)	(17)	(17)	(16)


# Remaining Difficulties of Hardware Benchmarking

---

- **Long time necessary to develop and verify RTL (Register-Transfer Level) Hardware Description Language (HDL) codes**
- **Multiple variants of algorithms (e.g., multiple key, nonce, and tag sizes)**
- **Multiple hardware architectures**
- **Dependence on skills of designers**

# High-Level Synthesis (HLS)

---



# Selected Tool: Xilinx Vivado HLS

---


- **Design and verification orders of magnitude faster** than at the RTL level (HLL testbench)
- Support for **C/C++/SystemC**
- Educational licenses and trial versions = **low cost**
- Regular releases and **constant improvement**

# Our Hypotheses

---

- **Ranking** of candidate algorithms in cryptographic contests in terms of their performance in modern FPGAs & All-Programmable SoCs will remain **the same** independently whether the HDL implementations are *developed manually* or *generated automatically* using High-Level Synthesis tools
- **The development time will be reduced by at least an order of magnitude**


# Proposed HLS-Based Development and Benchmarking Flow



# Our Test Case

- **14 Round 2 CAESAR candidates + current standard AES-GCM**
- **High-speed architecture**
- **Implementations developed in parallel using RTL and HLS methodology**
- **Starting point: Informal specifications and reference software implementations in C provided by the algorithm authors**
- **All RTL & HLS results obtained using a previous version of the GMU hardware API from DIAC 2015 (transition to the new API in progress)**


# RTL vs. HLS Throughput in Virtex 7






# RTL vs. HLS Ratios in Virtex 7


## Throughput



# RTL vs. HLS #LUTs in Virtex 7




# RTL vs. HLS Throughput/#LUTs in Virtex 7



# RTL vs. HLS Ratios in Virtex 7

## #LUTs

## Throughput/#LUTs



# Tentative Results & Conclusions

---

- **Case study based on 14 Round 1 CAESAR candidates & AES-GCM demonstrated correct ranking for majority of candidates using all major performance metrics**
- **High-level synthesis offers a potential to facilitate hardware benchmarking during the design of cryptographic algorithms and at the early stages of cryptographic contests**
- **More research & development needed to overcome remaining difficulties**
  - **Wide range of RTL to HLS performance metric ratios**
  - **A few potentially suboptimal HLS or RTL implementations**
  - **Efficient and reliable generation of HLS-ready C codes**

# ATHENa Database of Results for Authenticated Ciphers

---

- Available at <http://cryptography.gmu.edu/athena>
- Developed by John Pham, a Master's-level student of Jens-Peter Kaps
- Results can be entered by designers themselves.  
If you would like to do that, please contact us regarding an account.

# Ranking View (1)



**ATHENA**  
AUTOMATED TOOL FOR HARDWARE EVALUATION



0100100 0100100 0100100 0100100 0100100 0100100 0100100 0100100 0100100 0100100 0100100 0100100 0100100 0100100 0100100  
1110101 1110101 1110101 1110101 1110101 1110101 1110101 1110101 1110101 1110101 1110101 1110101 1110101 1110101  
1111100 1111100 1111100 1111100 1111100 1111100 1111100 1111100 1111100 1111100 1111100 1111100 1111100 1111100  
0101000 0101000 0101000 0101000 0101000 0101000 0101000 0101000 0101000 0101000 0101000 0101000 0101000 0101000  
1101001 1101001 1101001 1101001 1101001 1101001 1101001 1101001 1101001 1101001 1101001 1101001 1101001 1101001  
1101100 1101100 1101100 1101100 1101100 1101100 1101100 1101100 1101100 1101100 1101100 1101100 1101100 1101100  
110101 110101 110101 110101 110101 110101 110101 110101 110101 110101 110101 110101 110101 110101

## Authenticated Encryption FPGA Ranking

[Show Help](#)

Result Filtering

Algorithm Group

- Round 2 CAESAR Candidates and current standards
- Round 1 CAESAR Candidates and current standards

Implementation Type:

- High Speed Implementations, Single Message Architectures
- High Speed Implementations, All Architectures
- Low Area Implementations

Implementation Approach:

- Register Transfer Level
- High Level Synthesis
- HW/SW Codesign
- Any

Hardware API:

- GMU\_AEAD\_Core\_API\_v1
- GMU\_AEAD\_API\_v1
- GMU\_CipherCore\_API\_v1
- Full-Block width(custom)
- GMU\_AEAD\_Core\_API\_v0

Key Size:

- 128
- From  To
- Any

- About**
- All FPGA Results**
- FPGA Rankings**
- Login**

# Ranking View (2)

Throughput for:

- Authenticated Encryption
- Authenticated Decryption
- Authentication Only

Min Area:

Max Area:

Min Throughput:

Max Throughput:

Source:

- Source Available

Ranking:

- Throughput/Area
- Throughput
- Area

Please note that codes with primitives, megafunctions, or embedded resources are not fully portable.

Update

Compare Selected

Show  entries

Result ID	Algorithm <small>Disable Unique</small>	Key Size [bits]	Implementation Approach	Hardware API	Arch Type
154	ICEPOLE	128	RTL	GMU_AEAD_Core_API_v1.1	Basic Iterative
73	Keyak	128	RTL	GMU_AEAD_Core_API_v1	Basic Iterative
62	AES-GCM	128	RTL	GMU_AEAD_Core_API_v1	Basic Iterative
65	CLOC	128	HLS	GMU_AEAD_Core_API_v1	Basic Iterative
80	PRIMATEs-GIBBON	120	RTL	GMU_AEAD_Core_API_v1	Basic Iterative
144	OCB	128	RTL	GMU_AEAD_Core_API_v1	Basic Iterative
124	PRIMATEs-HANUMAN	120	HLS	GMU_AEAD_Core_API_v1	Basic Iterative
86	SCREAM	128	RTL	GMU_AEAD_Core_API_v1	Basic Iterative
142	Joltik	128	RTL	GMU_AEAD_Core_API_v1	Basic Iterative
75	POET	128	RTL	GMU_AEAD_Core_API_v1	Basic Iterative
60	AES-COPA	128	RTL	GMU_AEAD_Core_API_v1	Basic Iterative



## Details of Result ID 97

### Algorithm

<b>IV or Nonce Size [bits]:</b>	96
<b>Transformation Category:</b>	Cryptographic
<b>Transformation:</b>	Authenticated Cipher
<b>Group:</b>	Standards
<b>Algorithm:</b>	AES-GCM
<b>Tag Size [bits]:</b>	128
<b>Associated Data Support:</b>	-
<b>Key Size [bits]:</b>	128
<b>Secret Message Number:</b>	-
<b>Secret Message Number Size [bits]:</b>	-
<b>Message Block Size [bits]:</b>	128
<b>Other Parameters:</b>	-
<b>Specification:</b>	<b>SP-800-38D.pdf</b>
<b>Formula for Message Size After Padding:</b>	-

### Design

<b>Design ID:</b>	<b>21</b>
<b>Impl Approach:</b>	HLS
<b>Hardware API:</b>	GMU_AEAD_Core_API_v1
<b>Primary Optimization Target:</b>	Throughput/Area
<b>Secondary Optimization Target:</b>	-
<b>Architecture Type:</b>	Basic Iterative
<b>Description Language:</b>	VHDL
<b>Use of Megafunctions or Primitives:</b>	No
<b>List of Megafunctions or Primitives:</b>	-
<b>Maximum Number of Streams Processed in Parallel:</b>	1
<b>Number of Clock Cycles per Message Block in a Long Message:</b>	12
<b>Datapath Width [bits]:</b>	128
<b>Padding:</b>	Yes
<b>Minimum Message Unit:</b>	-
<b>Input Bus Width [bits]:</b>	32
<b>Output Bus Width [bits]:</b>	32

## Comparison of Result #s 95 and 97

### Algorithm

IV or Nonce Size [bits]:	96	96
Transformation Category:	Cryptographic	Cryptographic
Transformation:	Authenticated Cipher	Authenticated Cipher
Group:	Standards	Standards
Algorithm:	AES-GCM	AES-GCM
Tag Size [bits]:	128	128
Associated Data Support:		
Key Size [bits]:	128	128
Secret Message Number:		
Secret Message Number Size [bits]:	-	-
Message Block Size [bits]:	128	128
Other Parameters:		
Specification:	<b>SP-800-38D.pdf</b>	<b>SP-800-38D.pdf</b>
Formula for Message Size After Padding:		

### Design

Design ID:	20	21
Impl Approach:	RTL	HLS
Hardware API:	GMU_AEAD_Core_API_v1	GMU_AEAD_Core_API_v1
Primary Optimization Target:	Throughput/Area	Throughput/Area
Secondary Optimization Target:		
Architecture Type:	Basic Iterative	Basic Iterative
Description Language:	VHDL	VHDL
Use of Megafunctions or Primitives:	No	No
List of Megafunctions or Primitives:		
Maximum Number of Streams Processed in Parallel:	1	1
Number of Clock Cycles per Message Block in a Long Message:	11	12
Datapath Width [bits]:	128	128
Padding:	Yes	Yes
Minimum Message Unit:		
Input Bus Width [bits]:	32	32

# Final Benchmarking for Round 2

---

- Implementations developed by multiple groups worldwide
- High-speed & lightweight designs; RTL & HLS
- Deadline for the submission: June 30, 2016
- Benchmarking by the GMU Team using ATHENa and optimization tools of FPGA vendors: July 1-July 15, 2016
- All results available in ATHENa database on July 18, 2016
- Independent benchmarking efforts, aimed at better optimization of tool options and assuring reproducibility of results, very welcome!

# Thank you!

Comments?



Questions?

Suggestions?

**ATHENa: <http://cryptography.gmu.edu/athena>**

**CERG: <http://cryptography.gmu.edu>**