## Lightweight FPGA Implementation of FIPS140-2 Online Statistical Tests

İhsan Çiçek, Mustafa Parlak, & Çetin Kaya Koç University of California Santa Barbara



CryptArchi 2016



## Outline

- RNG Failures and True Randomness
- Our Contributions
- Power Aware Design of FIPS140-2 Tests

   Low Power Tests: Monobit, Runs, Long Run
   High Power Test: Poker Test
- Poker Test without a multiplier
- Implementation and Measurement Results

## True or Deterministic Randomness: That is The problem

- RNG is (probably) the most important part of a cryptographic system
- A failure in the RNG is a catastrophic failure for the security
- Cryptography without <u>TRUE</u> randomness invites disaster

1996	- Mozilla SSL RNG failure
2007	- NSA's Dual EC DRBG backdoor revealed - MS-Win Insecure RNG
2008	- Debian/SSL Fiasco - MiFare Classic Hacked
2010	<ul> <li>PHP sessions hijacked due to weak RNG</li> <li>Sony PS3 Hacked</li> </ul>
2012	<ul> <li>Brazilian voting machine</li> <li>fiasco due to weak RNG</li> <li>Juniper ScreenOS backdoor</li> <li>due to weak RNG</li> </ul>

## True Randomness Caveats

- Noticeably more TRNG side channel attacks are being reported than the previous years
- Statistical quality assessment of an RNG output is highly crucial to ensure security
- Federal and International standards (FIPS140-2, ISO18031) mandate the run-time monitoring of RNGs
- Continuous RNG monitoring means increased power consumption -- a burden for lightweight embedded systems
- Power-efficient design of run-time RNG monitoring is desired

## Contributions

- 1. Power-aware design: Design is partitioned into low, and high power consuming test blocks. In the run-time low power tests enabled first, if results are ok, then high power tests are enabled.
- 2. A novel poker test design which avoids the use of a power, and area hungry multiplier.
- **3. Use of a multi-bit status bus** to avoid creating a single point of attack advantage for an adversary.
- **4. A technology agnostic energy efficiency metric** for making fair comparisons with other designs in the literature.

A simple FSM based module controls the operation of the online monitor

#### **Control Module Operation**

1. Enable RNG, and start acquisition

- 2. Enable low power tests
- 3. If no failure is detected, then enable high power tests
- 4. If no failure is detected, then enable transfer.
- 5. If any failure is detected at any stage, send alarm to host, and halt until reset



We use a. 4-bit bus to signal pass/fail status

Only 1 out of 16 states represents pass, other 15 represent failure

<u>Monobit Test</u> (Tests the distribution of 0/1s)
N = 20-kbit,

Confidence Interval (9725, 10275), Implemented using 14-bit counter

Runs Test (Tests the distribution of m-bit runs)

0/1 Runs m-bit Confidence Interval

1	(2315, 2685)
2	(1114, 1386)
3	(527, 723)
4	(240, 384)
5	(103, 209)
6	(103, 209)

Implemented using 12 counters.

Long Run Test (Is the Longest run of 0/1s < 26 ?), Implemented using a 5-bit counter

<u>**Poker Test</u></u> (Tests the distribution of m-bit blocks) N = 20-kbit, m = 4**, test metric **X**, defined by</u>

$$X = \frac{m \times 2^m}{N} \times \sum_{i=0}^{2^m - 1} n_i^2 - \frac{N}{m}$$

where  $n_i$  = occurrences of **m-bit** integer **i**.

Hardware implementation is more complex when compared to other tests, and requires more resources

Traditional designs use a multiplier which cause increased power consumption. After N-bits ( $n_i$  values are finalized),  $n_i^2$ s are calculated and accumulated



#### Can we calculate X without using a multiplier?

Acquisition time can be used more effectively if  $n_i$  and  $n_i^2$  can be calculated during acquisition

It may also be required (and possible) to eliminate the multiplier

## Poker Test Without Multiplier

The basic idea is to calculate  $n_i$  and  $n_i^2$  during acquisition and accumulate thereafter

- Two 2<sup>m</sup> word Block RAMs are used to store  $n_i$ , and  $n_i^2$  s
- On detection of integer i, n<sub>i</sub>, and n<sub>i</sub><sup>2</sup> are calculated using

$$n_{i,t+1} = n_{i,t} + 1 \Longrightarrow n_{i,t+1}^2 = (n_{i,t} + 1)^2,$$
  
=  $n_{i,t}^2 + 2n_{i,t} + 1.$ 

- Carry-in of the adder is used for **+1**
- After N-bits are acquired, X is calculated, and a decision is made



## **FPGA** Implementation

The design was implemented on KC705 Board that hosts a Xilinx Kintex-7 XC7K325TFFG900-2. Board allows current and voltage measurements through Power Management Bus (PMBUS).

#### Single Instance Implementation Results

ilization - Post-Implementation			Power	
Resource FF LUT Memory LUT I/O BUFG MMCM	Utilization 397 440 38 7 2 1	Available 407600 203800 64000 500 32 10	Utilization % 0.10 0.22 0.06 1.40 6.25 10.00	Total On-Chip Power: Junction Temperature: Thermal Margin: Effective &JA: Power supplied to off-chip Confidence level:
Graph Table	esis <b>Post-I</b>	mplementati	on	Summary On-Chip



10x modules

STATUS

LEDS &

PWR IN

CONTRO

## Measurement Results

- Module has a very small power footprint, in order to make observable measurements, we implemented **10x** instances on FPGA.
- Difference of the power consumption between IDLE and RUN states (Worst case forced - all tests enabled) are used to make measurements.
- We used an LFSR based RNG to minimize error/influence on measurements.



• For  $f_{clk} = 200MHz$ , P = 3.15mW

## Performance Comparison

There are various FIPS140-2 designs implemented using different approaches. We propose the cost of testing 1-bit in terms of energy as an efficiency metric for fair comparison with the literature.

$$\eta = \frac{Power \times Time}{Total \ number \ of \ bits}$$

Platform	Device	$LUTs \ (\%)$	$\mathbf{f_{MaxClk}}~(\mathbf{MHz})$	$\eta ~({f pj/bits})$
$Virtex - 2^*$	XC2V1000-6	626 (6%)	134.7	N/A
$Virtex - 5^*$	XC5VLX50T-3	482 (1%)	189.4	N/A
$\operatorname{Kintex} - 7$	XC7K325T-2	465~(0.23%)	399.8	$15.75@200 \mathrm{MHz}$

\*R. Santoro, O. Sentieys, and S. Roy, "On-line monitoring of random number generators for embedded security," in Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, May 2009, pp. 3050–3053.