A Simulator for Evaluating the Leakage in Arithmetic Circuits

Audrey LUCAS

CNRS, IRISA UMR 6074

CryptArchi 2018



Outline



2 Simulator for Evaluating the Leakage in Arithmetic Circuits

3 Experimentation Results



- (二)

Introduction

Elliptic Curves Cryptography (ECC) over \mathbb{F}_{p_1}



$$E: y^2 = x^3 + ax + b$$





Scalar Multiplication Example



э

< □ > < 同 > < 回 > < 回 > < 回 >

Physical Attacks

Observation: Side Channel Attacks (SCA)

- Computation time, power consumption, electromagnetic radiation, ...
- Simple power analysis (SPA), differential power analysis (DPA), ...

Side channel attacks



Physical Attacks

Perturbation: Fault Attacks (FA)

- Clock, supply voltage, laser, ...
- Bit flip fault, stuck-at fault, ...
- Safe error, differential fault analysis (DFA), ...

Physical Attacks

Countermeasures against SCAs

- Randomization: scalar masking, point blinding, scalar recoding, ...
- Uniformization: uniform curve, regular algorithm, ...
- Hardware: specific logic styles, reconfiguration, ...

Countermeasures against FAs

- Hardware: shielding, sensor, ...
- Redundancy calculation: time, space, ...
- ECC case: verification of point coordinates onto the elliptic curve.

Problem

Protection for one type of attacks may leave the system vulnerable on other type of attacks.



Regular SM and FA countermeasure

Are FA countermeasures resistant against SCA?

Outline

Introduction

Simulator for Evaluating the Leakage in Arithmetic Circuits

- Simulator Characteristics
- Simulator Behavior

3 Experimentation Results

4 Conclusion

Simulator for Evaluating the Leakage in Arithmetic Circuits

Objective

Detection of strength/weakness of:

- Data representation (field element, point of curve)
- Computation algorithms (field and curve levels)

Attacks:

- Identify potential arithmetic leaks
- Use these leaks for preparing some SCAs (e.g. template attacks) attacker knows where to search in real traces

Protections:

- Help designer to locate the leaks at design time
- Countermeasures evaluation (e.g. against FA)

Preliminary

The simulator should be accurate but fast (VHDL simulations are too slow).

Typical Targeted Architecture

w-bit microcontroller:

- arithmetic units: adder (wadd), multiplier (wmul)
- control
- register file
- . . .

Simulated Architecture for Experiment

- Focus on w = 32 and arithmetic units
- Target small core (1 wadd, 1 wmul)
- Can be extend to larger cores (*n_a* wadd, *n_m* wmul)

Preliminary

Implemented in Python and SageMath

Arithmetic

- Field operation modulo p (p generic)
- Montgomery representation ($\beta = 2^{32}$)
- Multiplication with Karatsuba
- Montgomery reduction

Notations

- Field addition: fadd
- Field multiplication: fmul

э

Formulas Integration

Formulas Integration

- Create a table for formulas
 - 1 line corresponds to 1 field operation
 - Field operation: 2 inputs and 1 output
- Operation scheduling according to dependencies
- Add "step" notion (latency)
 - 1 fmul by step
 - many fadd by step
- Writing code file for SM

Output	Inputs	Ope	Step
XX	X_1, X_1	fmul	
T_0	X_1 , Y_1	fadd	1
T_1	T_0, T_0	fadd	1
М	T_1 , T_0	fadd	
A	M,M	fmul	
T_2	xx, T_1	fadd	2
В	T_2, T_0	fadd	2
X	B,B	fadd	
	:		

Formulas Integration



Activity Monitoring

- Each field operation uses several arithmetic units
- Recording of input and output in all arithmetic units
- Obtained activity traces for field operations estimated by Hamming weight (HW) variation

Field Addition Example



• $X = (x_0, x_1, \ldots)_{2^{32}}$

•
$$Y = (y_0, y_1, \ldots)_{2^{32}}$$

• 32-bit words

э

Fusion of Traces

The global trace is constructed by fusion of field operations traces

- During fmul, adder is sometimes idle
- When adder is idle in fmul⇒ fadd is performed in parallel of fmul

Parallelization aspect in order to be close to processor



Outline

1 Introduction

2 Simulator for Evaluating the Leakage in Arithmetic Circuits

3 Experimentation Results

4 Conclusion

Experimentation

- Operation sequence: 3 fadds
- fadd algorithm: $\mu NaCl$ library
 - Cryptography library for microcontrollers
 - ECC: Montgomery curve
- Random inputs

Experimentation Results

Trace of 3 Field Additions



Audrey LUCAS (CNRS, IRISA UMR 6074)

CryptArchi 2018 19 / 24

Trace of 3 Field Additions



Discussion

Mathematical validation

Comparison between result simulation of computation with SageMath

Strengths

- Faster simulation than using VHDL description
 - data width > 100-bit \Rightarrow Very slow in VHDL
- Simulator can be configurable
- Adaptable to many curves, algorithms and mathematical objects representations
- Adaptable to various numbers of wadd and wmul

Future work

Calibration of the architecture model with real measurement

Audrey LUCAS (CNRS, IRISA UMR 6074)

Outline

1 Introduction

2 Simulator for Evaluating the Leakage in Arithmetic Circuits

3 Experimentation Results



Conclusion

What is done

Low level arithmetic simulator:

- for Weierstrass curve
- for Montgomery curve

Future works

- Architecture model calibration
- Implementation and evaluation of protections against FA
- Use the simulator for prepare and optimize attacks

Thank you for your attention.

Questions?

Audrey LUCAS (CNRS, IRISA UMR 6074)

Arithmetic Simulator

CryptArchi 2018 24 / 24