## Accelerating lattice sieving in FPGAs

Michał Andrzejczak

Institute of Mathematics and Cryptology, Military University of Technology in Warsaw

June 25, 2019

Michał Andrzejczak (IMaC)

Accelerating lattice sieving in FPGAs

June 25, 2019 1 / 24

#### Lattice

Given *n* linearly independent vectors  $b_1, b_2, \ldots, b_n \in \mathbb{Z}^n$ , the lattice generated by them is definied as

$$\mathcal{L}(b_1, b_2, ..., b_n) = \left\{ \sum x_i b_i \mid x_i \in \mathbb{Z} \right\}.$$
(1)

Where  $b_1, b_2, ..., b_n$  is a *basis* B of a lattice.

#### Shortest Vector Problem - SVP

For a given basis *B* belonging to  $\mathbb{Z}^{n \times n}$  the shortest vector is a non-zero vector *v*, such that for every *x* belonging to  $\mathcal{L}(B) \setminus \{0\}$ 

$$\|v\| \le \|x\|$$

: where  $||x|| = \sqrt{\sum_{i=1}^{n} x_i^2}$  is an Euclidean norm.

For every lattice, the shortest vector can be estimated using

#### SVP Challenge restriction, TU Darmstadt

$$1.05 \cdot \frac{(\Gamma(n/2+1))^{1/n}}{\sqrt{\pi}} \cdot (det \mathcal{L})^{1/n}$$
 (2)

- *n* lattice dimension
- Γ Euler's gamma function
- det  $\mathcal{L}$  determinant of lattice basis
- restriction comes as a combination of the Hadamard inequality, Hermite constant, and Minkowsky theorem

How a lattice sieving works? Universal framework:

Algorithm 1 SIEVE( $\mathcal{L}$ )

 $L \leftarrow$  a set of N random vectors from  $\mathcal{L}$  where  $N \approx (4/3)^{n/2}$ . while  $\exists (\mathbf{v}, \mathbf{w}) \in L^2$  such that  $\|\mathbf{v} - \mathbf{w}\| < \|\mathbf{v}\|$  do  $\mathbf{v} \leftarrow \mathbf{v} - \mathbf{w}$ end while return L

- Proposed by: Micciancio and Voulgaris
- Memory: 2<sup>0.21n</sup>
- Operations:  $\approx (2^{0.21n})^2$
- Basic idea: reducing new vectors by previously reduced. Set of vectors is Gauss reduced (no more reduction available).

```
Algorithm 2: GaussSieve(B,c)
```

```
Data: B - lattice basis, c - number of generated vectors,
    \lambda_1(B) - targeted norm
    Result: v : v \in \mathcal{L}(B) \land ||v|| \leq \lambda_1(B)
 1 begin
        L \leftarrow \{0\}, S \leftarrow \{\}, K \leftarrow 0
 2
        while K < c do
 3
             if S \neq \emptyset then
 4
                  v_{new} \leftarrow S.pop()
 5
             else
 6
                  v_{new} \leftarrow SampleGaussian(B);
             end if
 8
             v_{new} \leftarrow GaussReduce(v_{new},L,S)
 9
             if v_{new} = 0 then
10
                  K \leftarrow K + 1
11
             else
12
                  L \leftarrow L \cup \{v_{new}\}
13
             end if
14
        end while
15
16 end
```

June 25, 2019 5 / 24

```
Algorithm 3: GaussReduce(p, L, S)
```

```
Data: p - lattice vector, L - list of already reduced vectors, S - list of vectors to reduce Result: p - reduced vector
```

1 begin

```
while (\exists \mathbf{v_i} \in L : \|\mathbf{v_i}\| \leq \|\mathbf{p}\| \land \|\mathbf{p} - \mathbf{v_i}\| \leq \|\mathbf{p}\|) do
 2
 3
                    p \leftarrow p - v_i
            end while
 4
             while (\exists \mathbf{v_i} \in L : \|\mathbf{v_i}\| > \|\mathbf{p}\| \land \|\mathbf{v_i} - \mathbf{p}\| \le \|\mathbf{v_i}\|) do
 5
                     L \leftarrow L \setminus \{\mathbf{v_i}\}
 6
                    S.push(\mathbf{v_i} - \mathbf{p})
 7
             end while
 8
             return p
 9
10 end
```

- < /⊒ > < ∃ > <

Algorithm 4: Reduce(v, u)

**Data:** v, u - lattice vectors **Result:** v - reduced vector,  $||v||^2$  - the squared norm of reduced vector **begin**   $dot = \sum v_i * u_i$  **if**  $2 * |dot| \le ||u||^2$  **then**  | **return** false **else** 

```
 \left| \begin{array}{c} q = \left\lfloor \frac{dot}{\|u\|^2} \right\rceil \\ \text{for } i = 0; i < n; i + + \text{do} \\ | v_i - q * u_i \\ \text{end} \\ \|v\|^2 + = q^2 * \|u\|^2 - 2 * q * dot \\ \text{return } true \\ \text{end} \\ \text{end} \end{array} \right|
```

(二回) (三) (三) (三)

#### Reduce method — dot product



Figure: Hardware module for computing an inner product of two vectors

# Division with rounding

Division with rounding to the nearest integer is the second operation in *Reduce* method and is computed as follows:

$$q = \left\lfloor \frac{dot}{\|B\|^2} \right\rceil \tag{3}$$

Taking into account the statistical experiments, division with rounding can be computed by checking several conditions on the absolute values. The sign of the dot product is removed at the beginning and applied at the end to the result.

q value	Value of rounding	Condition
< 0; 0.5)	0	$2 \cdot dot < \ B\ ^2$
< 0.5; 1.5)	1	$\ B\ ^2 \le 2 \cdot dot < 3 \cdot \ B\ ^2$
< 1.5; 2.5)	2	$ 3 \cdot   B  ^2 \le 2 \cdot dot < 5 \cdot   B  ^2$
< 2.5; 3.5)	3	$5 \cdot \ B\ ^2 \le 2 \cdot dot < 7 \cdot \ B\ ^2$
< 3.5; 4.5)	4	$7 \cdot \ B\ ^2 \le 2 \cdot dot < 9 \cdot \ B\ ^2$

Table: Conditions for rounded division in a finite set



June 25, 2019 10 / 24

э

-

Image: A 1 → A

For the Euclidean inner product  $\langle \cdot, \cdot \rangle$  and any  $x, y \in \mathbb{R}^n$ :

 $|\langle x,y\rangle| \le \|x\| \|y\|$ 

so if we reject vectors with the norm k times larger than the estimated shortest one y, the maximum difference will be

 $\|x\| = k\|y\|$ 

then the result of division of the dot product by the norm of the second vector will be

$$\frac{|\langle x, y \rangle|}{\|y\|^2} \le k$$

For every vector of the length (Euclid norm) between ||y|| and 4||y|| this inequality is valid.

#### Reduce method — values update



Figure: Hardware module for updating values of reduced vector

Michał Andrzejczak (IMaC)

Accelerating lattice sieving in FPGAs

June 25, 2019 12 / 24

#### Reduce method — top view



Figure: Top level view of hardware module for vector reduction with pipelined and branched execution

Michał Andrzejczak (IMaC)

June 25, 2019 13 / 24

- Basic idea use FPGA for every vector reduction
- Most of the algorithm run on a PC. With every reduction, vectors are sent to FPGA.
- For 120 dimensional lattice: 102 clock cycles required (90 for communication, 12 for computation) — around 2 million operations per sec
- Comparing to CPU: 12 million ops/sec vs. 2.5 million ops/sec  $\rightarrow$  nearly 6 times slower! (for 32 bit data bus)
- ... but CPU performance drops to 7.5 million ops/sec when memory size exceeds CPU cache
- Communication the bottleneck (around 90% of execution time)
- Performance depends on the data bus width!

## Performance comparison



Figure: Performance comparison of accelerators with different data bus sizes and CPU (Core i7, 8th gen)

## Let's minimize the communication!

Michał Andrzejczak (IMaC)

Accelerating lattice sieving in FPGAs

June 25, 2019 15 / 24

- At first send large enough set of vectors to sieve to FPGA
- Execute at least  $3n^2/2$  reductions
- Results are transferred back to CPU
- The biggest FPGAs can store only a small part of the required lattice points
- Offered speed-up depends only on available memory

## Minimal size of the set



Figure: The minimal size of the set able to offer any acceleration

June 25, 2019 17 / 24

## Maximal possible set



Figure: The maximal size of the set able to be fit on the largest device from Stratix 10 and Arria 10 families

## Maximal possible acceleration



Figure: The maximal possible acceleration to obtain with the largest set able to be fit in the biggest Stratix 10 FPGA

Michał Andrzejczak (IMaC)

Accelerating lattice sieving in FPGAs

June 25, 2019 19 / 24

## Use case 3 - Paraller GaussSieve acceleration



Figure: Graph representing an idea proposed by Milde and Schneider

- modified idea from paper by Milde and Schneider
- utilize pipelined execution of vector reduction
- compute Gauss-reduced subset of vectors
- can achieve up to 12x more speed-up

Michał Andrzejczak (IMaC)

- sampling vectors in hardware to minimize communication overhead
- implementing TupleSieve algorithm (*n*<sup>3</sup> reduce operations on smaller set than in GaussSieve)
- make changes in addition tree to sum up more than 2 elements by one addition unit — decrease the number of addition layers

Lattice	Parameter	Version of module		
		base	pipelined	
	Logic	pprox 3500 ALM	$\approx$ 7000 ALM	
70	DSP	144	218	
	Clock	235 MHz	230 MHz	
	ops/sec	$21\cdot 10^6$	$460 \cdot 10^6$	
	Logic	pprox 5000 ALM	pprox 12500 ALM	
120	DSP	368	496	
	Clock	212 MHz	202 MHz	
	ops/sec	$19\cdot 10^6$	$404 \cdot 10^6$	

Table: Comparison of hardware modules conducting Reduce operation

- It is first reported so far attempt to accelerate lattice sieving
- The acceleration ratio depends on use case scenario and data bus width
- The acceleration ratio is limited by FPGA memory size, not by number of logic elements
- The acceleration for currently attacked dimension (120-160) is between 2-3.5x
- It is possible to achieve better results with more complex algorithms (like TupleSieve)

Thank you for your attention.