

## Survey of Notable Security-Enhancing Activities in the RISC-V Universe

G. Richard Newell Cryptarchi '19 (June 25)



# Have you heard of RISC-V?

- A free and open ISA developed at UC Berkeley
  - Via a permissive BSD license
- ISA designed for
  - Simplicity < 50 instructions required to run Linux
  - Longevity standardized instructions are fixed, your code runs forever
- **RISC-V** foundation setup to
  - Protect the ISA
  - Foster adoption

#### • **RISC-V** is not an open source processor

- Although open source implementations will exist
- Provides everyone an "architectural" license to innovate





• RISC-V ISA based microarchitecture compared to a roughly comparable-in-performance ARM CPU implemented in the same silicon process:

	ARM Cortex-A5 [2]	<b>RISC-V Rocket</b>	_
Process	TSMC	40GPLUS	_
Dhrystone Performance	1.57 DMIPS/MHz	1.72 DMIPS/MHz	Better performance
ISA Register Width	32 bits	64 bits	64 bit machine
Frequency	>1 GHz	>1 GHz	
Area excluding caches	$0.27 \text{ mm}^2$	$0.14  { m mm}^2$	But only ½ the area
Area with 16 KB caches	$0.53  {\rm mm}^2$	$0.39  { m mm}^2$	
Area Efficiency	2.96 DMIPS/MHz/mm <sup>2</sup>	4.41 DMIPS/MHz/mm <sup>2</sup>	
Dynamic Power	<0.08 mW/MHz	0.034 mW/MHz	At 1/2 the power

Y. Lee, A. Waterman, R. Avizienis, H. Cook, C. Sun, V. Stojanovic and K. Asanovic, "A45nm 1.3GHz 16.7 Double-Precision GFLOPS/W RISC-V Processor with Vector Accelerators," in *European Solid State Circuits Conference (ESSCIRC)*, 2014

UCB "Rocket" single-issue, in-order, <u>5-stage pipeline</u>, single- and double-precision floating point, 64-bit RV64G ISA microarchitecture ARM "Cortex-A5", single-issue, in-order, single- and double-precision floating point, <u>8-stage pipeline</u>, 32-bit ARMv7 ISA microarchitecture





### **RISC-V Members Through a Security Filter**





### Some Notable RISC-V Security Activities in Academia



• Tagged memory, Enclaves, CFI protection, Side Channels, etc.



 Many cores incl. popular PULP cores, Timing channels mitigation



Tagged memory (Cambridge Univ.)

Berkeley





Sanctum TEE



# **DARPA SSITH Program**

Draper Labs

Multi-security policy enforcement w/ tags

- Addressing Cyber Threats w/ HW; ~\$60M spend
  - RISC-V mandated as demonstration vehicle
- ~Half-dozen HW performers
- Plus analysis and red teaming (Galois)





### **RISC-V Foundation** Security Groups Organization





# **Augmented ISA**

#### **New Hardware-Software Contract: AISA**



Augmented ISA must provide abstractions that support time protection:

- 1. Identify partitionable state and how to partition
  - Generally physically-addressed caches, memory interfaces
  - Mostly there, just make it part of the contract
- 2. Identify existence of non-partitionable state and how it can be flushed
  - · Can probably lump all on-core state into single abstraction
  - A single flush-on-core-state operation may be sufficient



# Activity of Note: Formal Spec

#### There are six efforts within TG Formal ISA, all quite advanced

(in free and open source repositories)

<ul> <li>riscv-semantics: Ad</li> <li>In Haskell, cor</li> </ul>	am Chlipala group at MIT nnecting to Cog formal tools in particular.	
		https://github.com/mit-plv/riscv-semantics
<ul> <li>SAIL-RISCV: Prasha</li> <li>In SAIL DSL (</li> <li>Has most explanation</li> </ul>	Inth Mundkur and Peter Sewell group at U. ( domain specific language), which has also b erience in addressing concurrency.	Cambridge and SRI International been used to model production ARMv8 (and others)
		https://github.com/rems-project/sail-riscv
<ul> <li>riscv-formal: Cliffor</li> <li>In Verilog</li> </ul>	d Wolf	
		https://github.com/cliffordwolf/riscv-formal
• <b>GRIFT</b> : ("Galois RIS • In Haskell	C-V ISA Formal Tools") Ben Selfridge group	at Galois
		https://github.com/GaloisInc/grift
<ul> <li>Kami: Murali Vijayara</li> <li>In "Kami", a D</li> </ul>	aghavan group at SiFive SL in Cog for HW description.	
		(hoping to publish soon)
<ul> <li>Forvis: ("Formal RIS</li> <li>In "Extremely</li> </ul>	C-V ISA spec") Rishiyur Nikhil et. al. at Blue Elementary" Haskell for extreme readability	espec
		https://github.com/rsnikhil/Forvis_RISCV-ISA-Spec10



### Putting it all Together: The RISC-V Security Stack





# About the TEE Task Group

- One of the most popular groups (129 registered members)
- Regular conference calls / mailing list
- Its mission is:
  - To define an architecture specification for supporting Trusted Execution Environments on RISC-V processors
  - To provide necessary implementation guidelines and/or recommendations in order to assist developers to realize the specification
  - To enable the development of necessary components (hardware and software) to support the specification



# Work in progress

#### • On the hardware side

- Modifications on the Physical Memory Protection (PMP) mechanism
- Proposal for an I/O Physical Memory Protection (IOPMP) block
- Proposal for a Control Flow Integrity (CFI) extension

### • On the software side

- Secure Monitor architecture
- TODO
  - Secure Boot





# **RISCV TEE Core Arch**

#### Embedded Profile

- M/U mode
- Physical Memory Protection
- (Optionally) User Mode Interrupt

#### Application Profile

- M/S/U mode
- Virtual Memory (SV32/SV39/SV48)
- Physical Memory Protection (PMP)





# **RISCV TEE SOC Arch**

#### • Embedded Profile

 IO Physical Memory Protection



#### Application Profile

- SMMU/IOMMU
- IO Physical Memory Protection





# **Proposed PMP modifications**

- Rationale Prevent M mode from accessing memory that belongs to S/U modes, to provide the equivalent of S mode's sstatus.SUM bit
- We want to have locked rules that are only enforced on M mode but not on S/U modes (e.g. to allow M mode to only have execute permission, without also allowing S/U to have the same privilege)
- Say hello to Machine Mode Isolation bit on mstatus (mstatus.MMI) !

pmpcfg.L	pmpcfg.MMI	Meaning
0	0	Temporary entry; enforced on sub-M modes; M-mode succeeds
0	1	Temporary entry; enforced on sub-M modes; M-mode fails
1	0	Locked entry; enforced on all modes
1	1	Locked entry; enforced on M-mode; sub-M modes fails

Table 3: Meaning of per-entry MMI and Lock

Table 4 explains example PMP setting using per-entry MMI, MMI bit for M entries are all set and locked so that there's no way software can mess up MMI and expose M data to sub-M modes.

Index	L	MMI	Х	W	R	Meaning
0	1	1	1	0	1	M code entry, locked, sub-M has no access
1	1	1	0	0	1	M rodata entry, locked, sub-M has no access
2	1	1	0	1	1	M data entry locked sub-M has no access
3-15	0	0/1	0/1	0/1	0/1	Sub-M entries, not locked, M has no access by default

M-mode access to U/S Memory fails!



### I/O Physical Memory Protection Proposal

- Protects physical memory from all memory masters in system
- Supports N memory masters sharing one IOPMP, or one IOPMP for one memory master
- Supports both 32bit and 64bit RISC-V implementations
- Scalable number of entries





19		1bi	t	2bit	1 bit	1 bit		XLEN
MSID[N:0]		L L		А	w	R		Address[`XLEN-1:0]
								_
	A	Name	Descr	iption				
	0	OFF 1	Null r	region (dis	abled)			
	1	TOR	Top o	of range				
	2	NA4	Natur	cally aligne	ed four-byte	e region		
	3	NAPOT 1	Natur	ally aligne	ed power-of-	-two region	$\geq 8$ bytes	
	Ta	ble 3.8: Ence	oding	of A field	in PMP co	onfiguration	registers.	
	Ta	ble 3.8: Ence	oding	of A field	in PMP co	onfiguration	registers.	
	Ta	ble 3.8: Enco	oding pm	of A field	in PMP co Match type	onfiguration and size	registers.	
	Ta	ble 3.8: Enco pmpaddr aaaaaaaa	oding pm	of A field pcfg.A NA4	in PMP co Match type 4-byte NAF	onfiguration and size POT range	registers.	
	Ta	ble 3.8: Enco pmpaddr aaaaaaaa aaaaaaa	pm pm N	of A field pcfg.A NA4 APOT	in PMP co Match type 4-byte NAF 8-byte NAF	onfiguration and size POT range POT range	registers.	
	Ta	ble 3.8: Enco pmpaddr aaaaaaaa aaaaaaa0 aaaaaa01	pm pm N N	of A field pcfg.A NA4 APOT APOT	in PMP co Match type 4-byte NAF 8-byte NAF 16-byte NA	e and size POT range POT range POT range	registers.	
	Ta	ble 3.8: Enco pmpaddr aaaaaaaa aaaaaad aaaaaad aaaaadf	pm pm N N N N	of A field pcfg.A NA4 APOT APOT APOT APOT	in PMP co Match type 4-byte NAF 8-byte NAF 16-byte NA 32-byte NA	e and size POT range POT range POT range POT range POT range	registers.	
	Ta	ble 3.8: Enco pmpaddr aaaaaaaa aaaaaa01 aaaaa011 	pm pm N N N	of A field pcfg.A NA4 APOT APOT APOT 	in PMP co Match type 4-byte NAF 8-byte NAF 16-byte NA 32-byte NA	and size OT range OT range POT range POT range POT range 	registers.	
	Ta	ble 3.8: Enco pmpaddr aaaaaaaa aaaaaa01 aaaaa011  aa011111	pm pm N N N N	of A field pcfg.A NA4 APOT APOT APOT  APOT	in PMP co Match type 4-byte NAI 8-byte NAI 16-byte NA 32-byte NA 2 <sup>XLEN</sup> -byte	e and size POT range POT range POT range POT range POT range  e NAPOT :	registers.	
	Ta	ble 3.8: Enco pmpaddr aaaaaaaa aaaaaa01 aaaaa011  aa011111 a0111111	pm Pm N N N N N	of A field pcfg.A NA4 APOT APOT APOT  APOT APOT APOT	in PMP co Match type 4-byte NAI 8-byte NAI 16-byte NA 32-byte NA 2 <sup>XLEN</sup> -byte 2 <sup>XLEN+1</sup> -b	e and size POT range POT range POT range POT range POT range  e NAPOT : yte NAPOT	registers.	

Table 3.9: NAPOT range encoding in PMP address and configuration registers.



### Control Flow Integrity extension proposal





# Secure Monitor's architecture

#### • Current implementations from group members

- MultiZone<sup>™</sup> from HexFive (https://hex-five.com/products/)
- Keystone from UC Berkeley (https://keystone-enclave.org/)

#### • A lot of work to be done !

- Define APIs between TEEs and between TEEs and the rest of the world (we need to work together with the upcoming platform specification task group e.g. for the SBI part)
- Define a memory isolation scheme using PMP (there is a draft proposal on that)
- Define a memory isolation scheme for I/O PMP
- Define mechanisms for handling multiple harts
- Define mechanisms for interupt handling / delegation
- Define common format for TEE binaries (e.g. ELF with extras)
- Write code for all of the above and test it
- Provide an SDK
- ...



### Base Crypto Extension: AES Round-based instructions

• These instructions perform a round of AES encryption or decryption

vaese	vData,	vRndKey	# encrypt
vaeselast	vData,	vRndKey	<pre># encrypt last round</pre>
vaesd	vData,	vRndKey	# decrypt
vaesdlast	vData,	vRndKey	<pre># decrypt last round</pre>

.vv and .vs variants; maskable; SEW=128, vrep is ignored

- Data Input (vData) Vector register with vl 128-bit elements
  - Input round: Input message plaintext (to be encrypted) or ciphertext (to be decrypted)
  - Other rounds: Current AES intermediate round state from previous round
- Key Input (vRndKey) Vector with vl 128-bit round keys (.vv); or with 1 shared round key (.vs)
  - Previously computed from the AES Crypto key by key-expansion commands.
    - The round key can be pre-computed and stored or computed on-the-fly
    - Round keys are always 128 bits (AES Crypto key can be 128, 192, or 256 bits)
- Data output (vData) 128-bits, overwrites Data Input (i.e., these commands are destructive)
  - Final round: Resulting final ciphertext (when encrypting) or plaintext (when decrypting)
  - Other rounds: Current AES intermediate round state

Key Expansion commands not shown



### **Extended Crypto Extension: AES All-Rounds Instructions**

• These instructions perform *all rounds* (10-14) of AES encryption or decryption

vaese128	vData,	vKey	# encrypt (all 10 rounds), 128-bit raw AES key ( $w_{0-3}$ )
vaese192	vData,	vKey	# encrypt (all 12 rounds), 2*SEW 192-bit raw AES key ( $w_{0-5}$ )
vaese256	vData,	vKey	# encrypt (all 14 rounds), 2*SEW 256-bit raw AES key $(w_{0-7})$
vaesd128	vData,	vRndKey	# decrypt (all 10 rounds), Last 128-bit round key ( $w_{40-43}$ )
vaesd192	vData,	vRndKey	# decrypt (all 12 rounds), 2*SEW Last two round keys ( $w_{44-47}$ , $w_{48-51}$ )
vaesd256	vData,	vRndKey	# decrypt (all 14 rounds), 2*SEW Last two round keys ( $w_{52-55}, w_{56-59}$ )
SEW = 128			

For 192 and 256 the vData input/output are narrower (128 bits) than the 2\*SEW (256 bit) key elements

- Destructive saves opcode space
- Vector-Scalar variant key shared by all elements
- Key-expansion functionality built in (unlike the single-round instructions)
  - vKey standard AES key
  - vRndKey: last one or two standard round keys



# Base Extension: SHA-2 family of secure hashes

- Vector instructions for two underlying algorithms (polymorphic):
  - SHA-256: Consumes 512 bits of message per 64 rounds (SEW=256)
  - **SHA-512**: Consumes 1024 bits of message per 80 rounds (SEW=512)
- Four additional simple variants supported using above instructions
  - Based on SHA-256: SHA-224
  - Based on SHA-512: SHA-512/224, SHA-512/256, SHA-384
- 4 vector registers (or groups)
  - 2\*SEW Message State input message in 2\*SEW chunks
  - Working State intermediate state between rounds
  - Hash State Accumulates final working state after each 60/84 rounds



**SHA Vector Opcodes** 

#### • These instructions perform 16 rounds of SHA-256 or -512:

vsha2_ms vsha2_ws	vms_dst, vws,	vms_src vms,	<pre># Update message states by 16 rounds rnd # Update working states by 16 rounds</pre>
vms_dst:	vector of	vl (2*SEW)	elements of the next message states
vms_src:	vector of	vl (2*SEW)	elements of the previous message states
VMS: VWS:	vector of vector of and the ne	vl (2*SEW) vl (SEW) e ext working	elements of the current message states lements of the previous working states (input) states (after execution, i.e., destructive)
rnd:	Immediate (0, 16,	value indi 48) for SH	cating first of next 16 rounds to work on: A-256, (0,16,… 64) for SHA-512

#### • This instruction performs all 64 (or 80) rounds:

vsha2_hs	vhs, vm		<pre># Update hash states (all rounds); may be DPA resistant</pre>
vhs:	vector of	ī vl	(SEW) elements of the current/next hash states
vm:	vector of	ī vl	(2*SEW) elements of the current input message chunks



### **Thank You!**

Richard Newell richard.newell@microchip.com

Microchip Confidential and Proprietary © 2019