

In-Memory implementation of SBoxes using Ferroelectric transistors

<u>Cédric Marchand</u>, Ian O'Connor, Stefan Slesazeck, Thomas Mikolajick



Cryptarchi 2022















- 1. Introduction
- 2. Ferroelectric field effect transistor
- 3. TC-MEM memory and Sbox implementation
- 4. Conclusion



Context (Classical computing architectures)

- Von Neumann Architecture/ Harvard Architecture
 - Data transfert congestion



Limit performances and energy efficiency



Institut des Nanotechnologies de Lyon UMR CNRS 5270

Cryptarchi 2022

Sensor node security





- Emerging and CMOS compatible Non-Volatile memory technologies:
 - New non-volatile logic capabilities
 - Logic in memory
- Opportunity to change the Hardware architectures of computing unit to include Non-Volatile structures:
 - Memory array with computing capabilities
 - Programmable logic gate
 - Custom logic operation with non-volatile operand(s)
- Concept of near-sensor cryptography using non-volatile operations in the pre-processing unit



Non-volatile emerging technologies opportunities



- Add a low-cost security layer in the preprocessing Unit :
 - Use emerging technologies (FeFet for example) to implement part of cryptographic operations inside the preprocessing Unit (Sbox, constant matrix multiplication, ...)
 - → In-Memory-Computing can play a role
 - → Emerging TCAM design → possibility to create a hybrid memory (TCAM and MEM) : the TC-MEM



Ferroelectric Field Effect Transistor







FeFET : single transistor characteristics



Institut

FeFET : single transistor characteristics



in

TC-MEM

- New design bloc:
 - TCAM : Ternary content addressable memory
 - MEM: classical memory addressable by address





 V_{dd}

¹ X. Yin, K. Ni, D. Reis, S. Datta, M. Niemier and X. S. Hu, "An Ultra-Dense 2FeFET TCAM Design Based on a Multi-Domain FeFET Model," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 66, no. 9, pp. 1577-1581, Sept. 2019, doi: 10.1109/TCSII.2018.2889225.

²C. Marchand, I. O'Connor, M. Cantan, E. T. Breyer, S. Slesazeck and T. Mikolajick, "A FeFET-Based Hybrid Memory Accessible by Content and by Address," in IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol. 8, no. 1, pp. 19-26, June 2022, doi: 10.1109/JXCDC.2022.3168057.



Institut des Nanotechnologies de Lyon UMR CNRS 5270

Cryptarchi 2022

TC-MEM

• M = 0 : Memory mode



• When the bit is read, $V_1 = 1 \Rightarrow V_o = \overline{1.\overline{S}} = S$

Institut des Nanotechnologies de Lyon UMR CNRS 5270

Cryptarchi 2022

TC-MEM

• M = 1 : TCAM mode





TC-MEM (chip measurement)





Institut des Nanotechnologies de Lyon UMR CNRS 5270

TC-MEM 2-bit, 4-bit, ...



2-bit TC-MEM

PROs:

- Partial word search
- In-Memory-computing
- Easy to scale

CONs:

- Half memory is loosed in Memory mode
- Resistive path between match line and ground increase with the word size



Institut des Nanotechnologies de Lyon UMR CNRS 5270

Cryptarchi 2022

TC-MEM array (4-bit Sbox implementation)



Institut des Nanotechnologies de Lyon UMR CNRS 5270

Cryptarchi 2022

Match line		Shared (1)	Separated (n)
Search time		1 address per clock cycle	1 clock cycle
Implementation constraint		RNG (security purpose) + counter, time constant ?	-
Input Controller	area	Medium	small
Output Controller	area	Small	high
Energy consumption		Variable to constant	High but constant



Energy consumption and side channel attacks



Energy consumption and side channel attacks



Photon-Beetle Sbox



TCAM mode ($Sbox^{-1}$) : Shared ML, search value = 0









Conclusion

The TC-MEM:

- 1. New memory circuit accessible by address and by content
- 2. Easily scalable
- 3. Low transistor overhead compared to other TCAM memories
- 4. Can be used to implement cryptographic Sbox with high area and energy efficiency

However

- Half of the memory is lost in memory mode
- ➤ The read energy shows a dependency with the value which is read or searched → side channel attack may be possible



Future works

With TC-MEM:

- Complete Input and output controller implementation
- Manufacture a new test chip with TC-MEM array input/output controller if possible

With FeFET

- Implement gallois field operations with FeFET :
 - Scalar multiplication, Matrix Multiplication, addition, ...
- codesign a full cryptographic algorithm implementation using FeFET (where constant can be found) and standard processing



Thank you for your attention



This work has been carried out using the framework of the SECRET project supported by the French "Agence Nationale de la Recherche" under project number ANR-20-CE39-0006.



Cryptarchi 2022