

Generic Hardware Implementations of AMNS Arithmetic

Louis NOYEZ¹ Fangan Yssouf DOSSO¹

Nadia EL MRABET¹ Olivier POTIN¹

Pascal VERON² Laurent-Stéphane DIDIER²



May 2022

International Workshop on Cryptographic Architectures Embedded in Logic Devices.

¹Ecole des Mines de Saint-Etienne - SAS

²Université de Toulon - IMATH

Outline

- ① The AMNS representation
 - External Reduction
 - Internal Reduction
- ② Hardware FPGA implementations
 - Coefficient multiplications
 - Small multiplications
 - Modular AMNS multiplication
- ③ Results and conclusions
 - Comparison against state of the art
 - Perspectives

AMNS representation

The AMNS representation

The Adapted Modular Number System¹ is a **polynomial** representation of large integers.

$$a = 174144812671969553862529433670052422786$$



$$A_B = -7580373987673 - 814425517156 \ X - 577601140430 \ X^2$$

¹Arithmetic Operations in the Polynomial Modular Number System. Plantard et al. (2005).

The AMNS representation

The Adapted Modular Number System¹ is a **polynomial** representation of large integers.

$$a = 174144812671969553862529433670052422786$$



$$A_B = -7580373987673 - 814425517156 X - 577601140430 X^2$$

- Let N be the number of coefficients in a polynomial.
- Let ρ be the maximum possible absolute value of coefficients.

¹Arithmetic Operations in the Polynomial Modular Number System. Plantard et al. (2005).

Modular multiplication: classical representation

$$a = 9429170928282211211$$

$$b = 9370718127462406518$$

$$p = 9542915583044180699$$

Modular multiplication: classical representation

$$a = 9429170928282211211$$

$$b = 9370718127462406518$$

$$p = 9542915583044180699$$

$$a * b = 88358102944595643663134126804419073298$$

Modular multiplication: classical representation

$$a = 9429170928282211211$$

$$b = 9370718127462406518$$

$$p = 9542915583044180699$$

$$a * b = 88358102944595643663134126804419073298$$

$$a * b \bmod p = 7337242625228017929$$

Modular multiplication: classical representation

$$a = 9429170928282211211$$

$$b = 9370718127462406518$$

$$p = 9542915583044180699$$

$$a * b = 88358102944595643663134126804419073298$$

$$a * b \bmod p = 7337242625228017929$$

The modular multiplication and reduction using classical representation of integers can be computed efficiently using the **Montgomery Multiplication** algorithm.

Modular multiplication: AMNS representation

$$A_{\mathcal{B}} = 1427552 + 2080380 \, \mathbf{X} + 390196 \, \mathbf{X}^2$$

$$B_{\mathcal{B}} = 2938729 + 2709118 \, \mathbf{X} + 1278900 \, \mathbf{X}^2$$

Modular multiplication: AMNS representation

$$A_{\mathcal{B}} = 1427552 + 2080380 \mathbf{X} + 390196 \mathbf{X}^2$$

$$B_{\mathcal{B}} = 2938729 + 2709118 \mathbf{X} + 1278900 \mathbf{X}^2$$

$$\begin{aligned} A_{\mathcal{B}} * B_{\mathcal{B}} = & 4195188461408 + 9981079856156 \mathbf{X} + 8608371458524 \mathbf{X}^2 \\ & + 3717684989128 \mathbf{X}^3 + 499021664400 \mathbf{X}^4 \end{aligned}$$

Modular multiplication: AMNS representation

$$A_{\mathcal{B}} = 1427552 + 2080380 \mathbf{X} + 390196 \mathbf{X}^2$$

$$B_{\mathcal{B}} = 2938729 + 2709118 \mathbf{X} + 1278900 \mathbf{X}^2$$

$$\begin{aligned} A_{\mathcal{B}} * B_{\mathcal{B}} = & 4195188461408 + 9981079856156 \mathbf{X} + 8608371458524 \mathbf{X}^2 \\ & + 3717684989128 \mathbf{X}^3 + 499021664400 \mathbf{X}^4 \end{aligned}$$

The number of coefficients must be decreased: **external reduction.**

$$11630558439664 + 10979123184956 \mathbf{X} + 8608371458524 \mathbf{X}^2$$

Modular multiplication: AMNS representation

$$A_{\mathcal{B}} = 1427552 + 2080380 \mathbf{X} + 390196 \mathbf{X}^2$$

$$B_{\mathcal{B}} = 2938729 + 2709118 \mathbf{X} + 1278900 \mathbf{X}^2$$

$$\begin{aligned} A_{\mathcal{B}} * B_{\mathcal{B}} = & 4195188461408 + 9981079856156 \mathbf{X} + 8608371458524 \mathbf{X}^2 \\ & + 3717684989128 \mathbf{X}^3 + 499021664400 \mathbf{X}^4 \end{aligned}$$

The number of coefficients must be decreased: **external reduction**.

$$11630558439664 + 10979123184956 \mathbf{X} + 8608371458524 \mathbf{X}^2$$

The size of coefficients must be decreased: **internal reduction**

$$2159884 + 1289251 \mathbf{X} + 1528170 \mathbf{X}^2$$

External Reduction

- Let λ be a small integer ($\log_2 |\lambda| \leq 4$).
- Let $E = X^N - \lambda$ be the external reduction polynomial.

External Reduction

- Let λ be a small integer ($\log_2 |\lambda| \leq 4$).
- Let $E = \mathbf{X}^N - \lambda$ be the external reduction polynomial.

$$A_{\mathcal{B}} = A_0 + A_1 \mathbf{X} + A_2 \mathbf{X}^2$$

$$B_{\mathcal{B}} = B_0 + B_1 \mathbf{X} + B_2 \mathbf{X}^2$$

$$\begin{aligned} A_{\mathcal{B}} * B_{\mathcal{B}} = & A_0 B_0 + (A_1 B_0 + A_0 B_1) \mathbf{X} + (A_2 B_0 + A_1 B_1 + A_0 B_2) \mathbf{X}^2 \\ & + (A_2 B_1 + A_1 B_2) \mathbf{X}^3 + A_2 B_2 \mathbf{X}^4 \end{aligned}$$

External Reduction

- Let λ be a small integer ($\log_2 |\lambda| \leq 4$).
- Let $E = \mathbf{X}^N - \lambda$ be the external reduction polynomial.

$$A_{\mathcal{B}} = A_0 + A_1 \mathbf{X} + A_2 \mathbf{X}^2$$

$$B_{\mathcal{B}} = B_0 + B_1 \mathbf{X} + B_2 \mathbf{X}^2$$

$$\begin{aligned} A_{\mathcal{B}} * B_{\mathcal{B}} = & A_0 B_0 + (A_1 B_0 + A_0 B_1) \mathbf{X} + (A_2 B_0 + A_1 B_1 + A_0 B_2) \mathbf{X}^2 \\ & + (A_2 B_1 + A_1 B_2) \mathbf{X}^3 + A_2 B_2 \mathbf{X}^4 \end{aligned}$$

$$A_{\mathcal{B}} * B_{\mathcal{B}} \bmod E = \begin{pmatrix} \cancel{\lambda} A_1 B_2 \\ + \cancel{\lambda} A_2 B_1 \\ + A_0 B_0 \end{pmatrix} + \begin{pmatrix} \cancel{\lambda} A_2 B_2 \\ + A_0 B_1 \\ + A_1 B_0 \end{pmatrix} \mathbf{X} + \begin{pmatrix} A_0 B_2 \\ + A_1 B_1 \\ + A_2 B_0 \end{pmatrix} \mathbf{X}^2$$

Internal Reduction

- Let ϕ be a power of 2.
- Let M and M' be the internal reduction polynomials.

$$M * M' \bmod (E, \phi) \equiv -1 \bmod (E, \phi).$$

Internal Reduction

- Let ϕ be a power of 2.
- Let M and M' be the internal reduction polynomials.
$$M * M' \bmod (E, \phi) \equiv -1 \bmod (E, \phi).$$

Algorithm 1 AMNS multiplication - Montgomery-Like algorithm

```
1: procedure AMNS_REDINT( $A_{\mathcal{B}}, B_{\mathcal{B}}$ )
2:    $C \leftarrow A_{\mathcal{B}} * B_{\mathcal{B}} \bmod E$ 
3:    $Q \leftarrow C * M' \bmod (E, \phi)$ 
4:    $S \leftarrow \frac{C + (Q * M \bmod E)}{\phi}$ 
5:   return  $S$ 
6: end procedure
```

FPGA Implementation

Implementation

Tools:

- FPGAs¹: re-configurable matrix of discrete elementary components.
- Flexible and allow for quick prototyping.
- Embedded arithmetic accelerators: DSP blocks feature a 25x18 bits signed multiplier and a three-input 48 bits adder.

¹Zedboard and Artix-7 FPGA are used in this work.

Implementation

Tools:

- FPGAs¹: re-configurable matrix of discrete elementary components.
- Flexible and allow for quick prototyping.
- Embedded arithmetic accelerators: DSP blocks feature a 25x18 bits signed multiplier and a three-input 48 bits adder.

Objective:

- Generic models for different values of the N , ϕ and λ parameters

¹Zedboard and Artix-7 FPGA are used in this work.

Implementation

Tools:

- FPGAs¹: re-configurable matrix of discrete elementary components.
- Flexible and allow for quick prototyping.
- Embedded arithmetic accelerators: DSP blocks feature a 25x18 bits signed multiplier and a three-input 48 bits adder.

Objective:

- Generic models for different values of the N , ϕ and λ parameters

$$A_{\mathcal{B}} * B_{\mathcal{B}} \bmod E = \begin{pmatrix} \lambda A_1 B_2 \\ + \lambda A_2 B_1 \\ + A_0 B_0 \end{pmatrix} + \begin{pmatrix} \lambda A_2 B_2 \\ + A_0 B_1 \\ + A_1 B_0 \end{pmatrix} X + \begin{pmatrix} A_0 B_2 \\ + A_1 B_1 \\ + A_2 B_0 \end{pmatrix} X^2$$

We want to develop N resources capable of computing operations of the shape $\lambda A_1 B_2 + \lambda A_2 B_1 + A_0 B_0$ in parallel.

¹Zedboard and Artix-7 FPGA are used in this work.

Integer Multiplication

- Partition of integers into 17 bits wide sections (18×18 bits).
- Simple and regular manipulation.
- Efficient use of our DSP blocks.
- Extra space in DSP blocks to accommodate for changes in N (48 bits accumulator).

Integer Multiplication

- Partition of integers into 17 bits wide sections (18*18 bits).
- Simple and regular manipulation.
- Efficient use of our DSP blocks.
- Extra space in DSP blocks to accomodate for changes in N (48 bits accumulator).

$$A = 101001110|01010110110110001|10101010010010011|10011001100111110_b$$

The binary number A is shown as a sequence of bits: 101001110, followed by a vertical bar, followed by 01010110110110001, followed by another vertical bar, followed by 10101010010010011, followed by another vertical bar, and finally 10011001100111110_b. Below the first section, there is a brace under the first 17 bits with the label a_3 below it. Similarly, braces under the next three sections have labels a_2 , a_1 , and a_0 respectively, positioned directly below each section.

Integer Multiplication

- Partition of integers into 17 bits wide sections (18×18 bits).
- Simple and regular manipulation.
- Efficient use of our DSP blocks.
- Extra space in DSP blocks to accommodate for changes in N (48 bits accumulator).

$$A = 101001110 \underbrace{| 01010110110110001}_{a_3} \underbrace{| 10101010010010011}_{a_2} \underbrace{| 10011001100111110}_b \underbrace{1}_{a_1}$$


Let K be the number of 17 bits sections required to partition coefficients.
We can represent **coefficients** as polynomials in \mathbf{Y} (ex: $K = 3$):

$$A = a_0 + a_1 \mathbf{Y} + a_2 \mathbf{Y}^2$$

$$B = b_0 + b_1 \mathbf{Y} + b_2 \mathbf{Y}^2$$

$$\begin{aligned} A * B = & a_0 b_0 + (a_1 b_0 + a_0 b_1) \mathbf{Y} + (a_2 b_0 + a_1 b_1 + a_0 b_2) \mathbf{Y}^2 \\ & + (a_2 b_1 + a_1 b_2) \mathbf{Y}^3 + a_2 b_2 \mathbf{Y}^4 \end{aligned}$$


Integer multiplication - Column model



DSP blocks can be organized within a column:

- K^2 DSP blocks are used.
- All partial products are computed in parallel in a single cycle.
- Partial products must be recombined and data has to travel the entire column: high operating frequency.
- A complete integer multiplication requires K^2 cycles.

Integer multiplication - Column model



DSP blocks can be organized within a column:

- K^2 DSP blocks are used.
- All partial products are computed in parallel in a single cycle.
- Partial products must be recombined and data has to travel the entire column: high operating frequency.
- A complete integer multiplication requires K^2 cycles.

DSP_BLOCK/ operation	P_0	P_1	P_2	P_3	P_4	P_5	P_6	P_7	P_8
1	a_0b_0	a_0b_1	a_1b_0	a_0b_2	a_1b_1	a_2b_0	a_2b_1	a_1b_2	a_2b_2
2	-	$P_0 >> 17$	-	-	-	-	-	-	-
3	-	-	P_1	-	-	-	-	-	-
4	-	-	-	$P_2 >> 17$	-	-	-	-	-
5	-	-	-	-	P_3	-	-	-	-
6	-	-	-	-	-	P_4	-	-	-
7	-	-	-	-	-	-	$P_5 >> 17$	-	-
8	-	-	-	-	-	-	-	P_6	-
9	-	-	-	-	-	-	-	-	$P_7 >> 17$

Table 1: Scheduling of integer multiplication - Column model

Lambda Multiplication


$$A_{\mathcal{B}} * B_{\mathcal{B}} \mod E = \begin{pmatrix} \lambda A_1 B_2 \\ + \lambda A_2 B_1 \\ + A_0 B_0 \end{pmatrix} + \begin{pmatrix} \lambda A_2 B_2 \\ + A_0 B_1 \\ + A_1 B_0 \end{pmatrix} \mathbf{X} + \begin{pmatrix} A_0 B_2 \\ + A_1 B_1 \\ + A_2 B_0 \end{pmatrix} \mathbf{X}^2$$

- Small multiplication ($\log_2(|\lambda|) \leq 4$).
- Extra space in the 25 bits multiplicative input of DSP blocks. We are currently using 18*18 bits signed multiplications.
- 17-bits sections can be directly multiplied by λ before being fed to DSP blocks: $\lambda A = \lambda a_0 + \lambda a_1 \mathbf{Y} + \lambda a_2 \mathbf{Y}^2$

Lambda Multiplication

$$A_{\mathcal{B}} * B_{\mathcal{B}} \bmod E = \begin{pmatrix} \lambda A_1 B_2 \\ + \lambda A_2 B_1 \\ + A_0 B_0 \end{pmatrix} + \begin{pmatrix} \lambda A_2 B_2 \\ + A_0 B_1 \\ + A_1 B_0 \end{pmatrix} X + \begin{pmatrix} A_0 B_2 \\ + A_1 B_1 \\ + A_2 B_0 \end{pmatrix} X^2$$


- Small multiplication ($\log_2(|\lambda|) \leq 4$).
- Extra space in the 25 bits multiplicative input of DSP blocks. We are currently using 18*18 bits signed multiplications.
- 17-bits sections can be directly multiplied by λ before being fed to DSP blocks: $\lambda A = \lambda a_0 + \lambda a_1 Y + \lambda a_2 Y^2$



Line Column Multiplier

DSP blocks can be organized along lines.

- K^2 DSP blocks are used.
- FPGA resource is used to route signals: frequency is lower than Column model.
- Partial products are added together simultaneously. A complete integer multiplication requires $2K - 1$ cycles.



DSP_BLOCK/ operation	P_0	P_1	P_2	P_3	P_4	P_5	P_6	P_7	P_8
1	a_0b_0	a_0b_1	a_1b_0	a_0b_2	a_1b_1	a_2b_0	a_2b_1	a_1b_2	a_2b_2
2	-	-	$P_0 >> 17 + P_1$	-	P_3	-	-	-	-
3	-	-	-	-	-	$P_2 >> 17 + P_4$	-	-	-
4	-	-	-	-	-	-	-	$P_5 >> 17 + P_6$	-
5	-	-	-	-	-	-	-	-	$P_7 >> 17$

Table 2: Scheduling of integer multiplication - Line Column model

Full external reduction

We can use these models to compute operations of the shape
 $\lambda A_1 B_2 + \lambda A_2 B_1 + A_0 B_0$.

DSP_BLOCK/ operation	P ₀	P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₇	P ₈
1	$\lambda a_{20} b_{30}$	$\lambda a_{20} b_{31}$	$\lambda a_{21} b_{30}$	$\lambda a_{20} b_{32}$	$\lambda a_{21} b_{31}$	$\lambda a_{22} b_{30}$	$\lambda a_{22} b_{31}$	$\lambda a_{21} b_{32}$	$\lambda a_{22} b_{32}$
2	$\lambda a_{30} b_{20}$	$\lambda a_{30} b_{21}$	$\lambda a_{31} b_{20}$	$\lambda a_{30} b_{22}$	$\lambda a_{31} b_{21}$	$\lambda a_{32} b_{20}$	$\lambda a_{32} b_{21}$	$\lambda a_{31} b_{22}$	$\lambda a_{32} b_{22}$
3	$a_{00} b_{10}$	$a_{00} b_{11}$	$a_{01} b_{10}$	$a_{00} b_{12}$	$a_{01} b_{11}$	$a_{02} b_{10}$	$a_{02} b_{11}$	$a_{01} b_{12}$	$a_{02} b_{12}$
4	$a_{10} b_{00}$	$a_{10} b_{01}$	$a_{11} b_{00}$	$a_{10} b_{02}$	$a_{11} b_{01}$	$a_{12} b_{00}$	$a_{12} b_{01}$	$a_{11} b_{02}$	$a_{12} b_{02}$
5	-	-	$P_0 >> 17 + P_1$	-	P_3	-	-	-	-
6	-	-	-	-	-	$P_2 >> 17 + P_4$	-	-	-
7	-	-	-	-	-	-	-	$P_5 >> 17 + P_6$	-
8	-	-	-	-	-	-	-	-	$P_7 >> 17$

Table 3: Scheduling of Line Column model - $N = 4, K = 3$

Full external reduction

We can use these models to compute operations of the shape
 $\lambda A_1 B_2 + \lambda A_2 B_1 + A_0 B_0$.

DSP_BLOCK/ operation	P ₀	P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₇	P ₈
1	$\lambda a_{20} b_{30}$	$\lambda a_{20} b_{31}$	$\lambda a_{21} b_{30}$	$\lambda a_{20} b_{32}$	$\lambda a_{21} b_{31}$	$\lambda a_{22} b_{30}$	$\lambda a_{22} b_{31}$	$\lambda a_{21} b_{32}$	$\lambda a_{22} b_{32}$
2	$\lambda a_{30} b_{20}$	$\lambda a_{30} b_{21}$	$\lambda a_{31} b_{20}$	$\lambda a_{30} b_{22}$	$\lambda a_{31} b_{21}$	$\lambda a_{32} b_{20}$	$\lambda a_{32} b_{21}$	$\lambda a_{31} b_{22}$	$\lambda a_{32} b_{22}$
3	$a_{00} b_{10}$	$a_{00} b_{11}$	$a_{01} b_{10}$	$a_{00} b_{12}$	$a_{01} b_{11}$	$a_{02} b_{10}$	$a_{02} b_{11}$	$a_{01} b_{12}$	$a_{02} b_{12}$
4	$a_{10} b_{00}$	$a_{10} b_{01}$	$a_{11} b_{00}$	$a_{10} b_{02}$	$a_{11} b_{01}$	$a_{12} b_{00}$	$a_{12} b_{01}$	$a_{11} b_{02}$	$a_{12} b_{02}$
5	-	-	$P_0 >> 17 + P_1$	-	P_3	-	-	-	-
6	-	-	-	-	-	$P_2 >> 17 + P_4$	-	-	-
7	-	-	-	-	-	-	-	$P_5 >> 17 + P_6$	-
8	-	-	-	-	-	-	-	-	$P_7 >> 17$

Table 3: Scheduling of Line Column model - $N = 4, K = 3$

Model	DSPs	Latency	Max. Freq.
Column	$N * K^2$	$N + K^2 - 1$	+
Line Column	$N * K^2$	$N + 2K - 2$	+
Flat Line Column	$N * (2K - 1)$	$(N + 1) * K$	-

Table 4: Properties of external reduction resource models

Internal Reduction

- 10 additional cycles of latency are added because of data dependencies between operations, there are bubbles in the pipeline.
- The recombination step of integers is cut short during $\mod \phi$ operations since we have no need for the most significant bits.

Model	DSPs	Latency
Column	$N * K^2$	$10 + 3N + 2 * (K^2 - 1) + K * (K + 1)/2 - 1$
Line Column	$N * K^2$	$10 + 3N + 2 * (2K - 2) + K - 1$
Flat Line Column	$N * (2K - 1)$	$10 + 3NK + 2K + 1$

Table 5: DSP usage and cycle count - internal reduction

Results and Conclusion

Results

Model	DSPs	cycles	freq (MHz)	time (μ s)	LUTs	ADP
Line Column	80	40	200.00	0.200	1146	4098
Flat Line Column	35	79	179.53	0.441	1682	4474
Column	80	64	200.00	0.320	1161	6562
Chaouch et al.[2]	120	33	200.00	0.165	2728	5238
Mrabet et al.[4]	31	33	106	0.312	870	2610
Gallin, Tisserand[3]	9	143	598.00	0.239	634	672

Table 6: Timing and usage of our models - p width: 256 bits

$$\text{ADP} = \left(\text{LUT}_{\text{used}} + \text{DSP}_{\text{used}} * \frac{\text{DSP}_{\text{total}}}{\text{LUT}_{\text{total}}} \right) * \text{time}$$

Results

Model	DSPs	cycles	freq (MHz)	time (μ s)	LUTs	ADP
Line Column	80	40	200.00	0.200	1146	4098
Flat Line Column	35	79	179.53	0.441	1682	4474
Column	80	64	200.00	0.320	1161	6562
Chaouch et al.[2]	120	33	200.00	0.165	2728	5238
Mrabet et al.[4]	31	33	106	0.312	870	2610
Gallin, Tisserand[3]	9	143	598.00	0.239	634	672

Table 6: Timing and usage of our models - p width: 256 bits

$$ADP = \left(LUT_{used} + DSP_{used} * \frac{DSP_{total}}{LUT_{total}} \right) * time$$

Model	DSPs	cycles	freq (MHz)	time (μ s)	LUTs	ADP
Line Column	175	51	175.00	0.292	2147	12983
Flat Line Column	63	126	165.00	0.764	2784	13766
Chaouch et al.[2]	188	33	161.76	0.204	29985	15391
Mrabet et al.[5]	60	66	106	0.624	1789	10137

Table 7: Timing and usage of our models - p width: 512 bits

Conclusion and Perspective

We have successfully developed a generic models for hardware implementations of AMNS arithmetic using a FPGA. Our models are scalable and can fit different values of the N , K and λ parameter. Our fastest model can outperform state of the art FPGA implementations of modular multiplication/AMNS arithmetic.

Conclusion and Perspective

We have successfully developed a generic models for hardware implementations of AMNS arithmetic using a FPGA. Our models are scalable and can fit different values of the N , K and λ parameter. Our fastest model can outperform state of the art FPGA implementations of modular multiplication/AMNS arithmetic.

Perspectives:

- Improved efficiency by using the Montgomery CIOS algorithm adapted to AMNS.
- Optimize models and choice of AMNS for a cryptographic protocol.
- Implement the SIKE post-quantum cryptography algorithm using AMNS and optimize models for SIKE prime parameters (width 434 and 503 bits respectively).

Bibliography

-  Bajard, J.C., Imbert, L., Plantard, T.: Arithmetic operations in the polynomial modular number system (2005)
-  Chaouch, A., Didier, L.S., Dosso, F.Y., El Mrabet, N., Bouallegue, B., Ouni, B.: Two hardware implementations for modular multiplication in the AMNS: Sequential and semi-parallel (2021)
-  Gallin, G., Tisserand, A.: Generation of finely-pipelined GF(p) multipliers for flexible curve based cryptography on FPGAs (2019).
<https://doi.org/10.1109/TC.2019.2920352>
-  Mrabet, A.: Implémentation efficace de primitive cryptographique pour le couplage sur carte FPGA. Ph.D. thesis (2017)
-  Mrabet, A., El-Mrabet, N., Lashermes, R., Rigaud, J.B., Bouallegue, B., Mesnager, S., Machhout, M.: High-performance elliptic curve cryptography by using the CIOS method for modular multiplication (2016)