

# Locking phenomenon on ring oscillators used in True Random Number Generators

Éloïse DELOLME

CryptArchi  
June 12<sup>th</sup> 2023


*Thesis supervisor :*

- Viktor FISCHER<sup>1</sup>

*Co-advisors :*

- Florent BERNARD<sup>1</sup>
- Nathalie BOCHARD<sup>1</sup>
- David LUBICZ<sup>2</sup>
- Maxime PELCAT<sup>3</sup>


# INTRODUCTION



- Easy implementation on FPGA
- Model known and characterized


Randomness sources : noises

→ all ROs are impacted by local and global noises




**Jitter** : rising edges are distributed around the nominal period according to a Gaussian curve

# FROM TRNGs BASED ON ERO TO MURO



*ERO-TRNG*

- High accumulation time i.e large K
- Low throughput



*MURO-TRNG*


- Lower accumulation time i.e. short K
- Better throughput
- Model relies on the assumption that **ROs are independent**

# TABLE OF CONTENTS

---


- What is locking phenomenon?
- Experimental setup and design
- Metric used to characterize locking strength
- Causes of locking and experimental results
- Conclusion and future work

# WHAT IS LOCKING PHENOMENON?



Trigger set on  $RO_0$

3 steps :

1. Free oscillations of  $RO_0$  and  $RO_1$
2.  $RO_0$  and  $RO_1$  locked 
3. Free oscillations of  $RO_0$  and  $RO_1$

# TABLE OF CONTENTS

---

- What is locking phenomenon?
- Experimental setup and design
- Metric used to characterize locking strength
- Causes of locking and experimental results
- Conclusion and future work


# EXPERIMENTAL SETUP

---


- Understand the locking phenomenon
- Characterize it
- Establish configurations and/or conditions maximising the locking

→ Provide recommendations for the TRNG implementation

## *SPONTANEOUS LOCKING*



# EXPERIMENTAL DESIGN




Ring Oscillator





Delay Line

## ENFORCED LOCKING





# EXPERIMENTAL SETUP





# TABLE OF CONTENTS

---


- What is locking phenomenon?
- Experimental setup and design
- Metric used to characterize locking strength
- Causes of locking and experimental results
- Conclusion and future work

# METRIC USED TO CHARACTERIZE LOCKING STRENGTH



- Delay Line
- Ring Oscillator

# METRIC USED TO CHARACTERIZE LOCKING STRENGTH



ROs are considered independent when their phase difference is uniformly distributed over the range 0-360°.

## METRIC USED TO CHARACTERIZE LOCKING STRENGTH

---





**Standard deviation** of a uniform distribution over the range [a,b] :

$$sdPhase = \frac{b - a}{\sqrt{12}} = \frac{360}{\sqrt{12}} = \mathbf{103,9^\circ}$$

**Locking** : phenomenon characterized by a **deviation from** the ideal value **103,9°** in the standard deviation of the phase difference between two ring oscillators.

# METRIC USED TO CHARACTERIZE LOCKING STRENGTH

- Full Locking range
- Partial Locking range




# TABLE OF CONTENTS

---

- What is locking phenomenon?
- Experimental setup and design
- Metric used to characterize locking strength
- Causes of locking and experimental results
- Conclusion and future work

# EXPERIMENTS – EXTERNAL CAUSES

Single-ended probes



Differential probes

1. Probe type




2. Supply Voltage



# EXPERIMENT – INTERNAL CAUSES

3. Relative placement




5. # elements in RO

4. Routing paths

## EXPERIMENTAL RESULTS – PROBES TYPE

- Impact of signal output probe type on locking range



↪ Use of an external oscilloscope

↪ Differential probes are not always available on stock cards

**Single-ended** probes :

Ring free oscillation frequency :  $\approx 122,68$  MHz

Total locking range : 810 kHz



**Differential** probes :

Ring free oscillation frequency :  $\approx 122,78$  MHz

Total locking range : 750 kHz

## EXPERIMENTAL RESULTS – SUPPLY VOLTAGE

- Impact of supply voltage on locking range




→ Supply voltage modifies free oscillation frequency of the RO

# EXPERIMENTAL RESULTS – SUPPLY VOLTAGE


- Impact of supply voltage on the locking range

—  $F_{RO}$  (MHz)  
—  $F_{in}$  (MHz)  
- - - RO free oscillation frequency (MHz)




Supply Voltage : 1,0 V

(Outside manufacturer's recommendations)



Supply Voltage : 1,1 V







Supply Voltage : 1,2 V

(Outside manufacturer's recommendations)

# EXPERIMENTAL RESULTS – RELATIVE PLACEMENTS

- How relative placement between RO and delay line on FPGA affects locking range?





# EXPERIMENTAL RESULTS – ROUTING PATHS

- Do routing paths affect locking range?

RO

Delay line






# EXPERIMENTAL RESULTS – ROUTING PATHS


Delay line

RO


- Do routing paths affect locking range?




# EXPERIMENTAL RESULTS – # ELEMENT IN RO



- Impact of number of element composing RO with same frequency



Fixed frequency  $\approx 110,4 \text{ MHz} \pm 0,3 \text{ MHz}$



*LOCKING RANGE ACCORDING TO FREQUENCY WITH VARIABLE NUMBER OF ELEMENT IN RO*

*LOCKING RANGE ACCORDING TO NUMBER OF ELEMENT IN RO WITH SAME FREQUENCY*




# TABLE OF CONTENTS

---


- What is locking phenomenon?
- Experiment setup and design
- Metric used to characterize locking strength
- Causes of locking and experimental results
  
- Conclusion and future work

# CONCLUSION


- ➔ Locking phenomenon highlighting and its danger for random number generation
- ➔ FPGA target : one on which locking can be observed
- ➔ Standard deviation of phase difference as a metric

<i>IMPACT ON LOCKING</i>	<i>CAUSE OF LOCKING</i>	<i>RECOMMENDATIONS</i>
High  Least	Routing paths	Avoid common routing paths.
	Ring frequency	The faster ring, the higher chance to lock around nominal frequency.
	Relative placement	Place ROs the farthest you can, or perpendicular from each other.
	Number of element in RO	For a given frequency, $\nearrow$ number of delay element + $\searrow$ delay of interconnections $\rightarrow$ maximize locking
	Supply voltage	As long as lock measurement is performed through a scope, external conditions affect locking.
	Probe types	

# FUTURE WORK



*TRNG Design*



Are they able to detect locking?



Evaluate speed to detect locking  
Evaluate robustness against locking



Create embedded detection methods for locking

[1] Viktor Fischer, David Lubicz. Embedded Evaluation of Randomness in Oscillator Based Elementary TRNG. *Workshop on Cryptographic Hardware and Embedded Systems 2014 (CHES 2014)*

# Thank you for your attention

Thanks to Maxime JOURNOUD for his unvaluable help in obtaining the various results.

Éloïse DELOLME