Brice Colombier, Lilian Bossuet, David Hély, Lab. Hubert Curien, St-Etienne | Key Reconciliation Protocols: an Alternative for Lightweight Authentication of Integrated Circuits |
Bertrand Cambou, John Gibbs, Northern Arizona University, Flagstaff, Arizona, USA | Firewall with Nano-Helix PUFs for Fiber-Optic Communication |
Bertrand Cambou, Fatemeh Afghah, Northern Arizona University, Flagstaff, Arizona, USA | Physically Unclonable Functions with multi-states and Machine Learning |
Marco Bucci, Raimondo Luzzi, Infineon Technologies AG | A fully-digital Chaos-based Random Bit Generator |
Ibrahima Diop et al., STMicroelectronics France | Horizontal Attacks in Practice |
Johanna Sepulveda et al., Technical University of Munich, Germany | NoC cover and side channels are real: And now? |
Sylvain Guilley et al., Télécom ParisTech | A Challenge Code for Maximizing the Entropy of PUF Responses |
Georgios Selimis et al., Intrinsic-ID, the Netherlands | Pufs: Anchors of Trust in Resource constrained environments |
Maria Mendez Real et al., Lab-STICC, Lorient | Dynamic Spatially Isolated Secure Zones for NoC-based Many-core Accelerators |
Muhammad Abdul Wahab et al., IETR, Rennes | A hardware coprocessor for Zynq-based Dynamic Information Flow Tracking |
David El-Baze et al., EMSE, Gardanne | An Embedded Digital Sensor Against EM and BB Fault Injection |
Sophie Dupuis et al., LIRMM, Montpellier | Preventing Hardware Trojan Insertion through Logic Masking |
Filip Kodytek et al., Czech Technical University, Prague | Multiple output bits ROPUF design for TRNG |
Vincent Migliore et al., Lab-STICC, Lorient | On realistic speedup and possible homomorphic operations of Somewhat Homomorphic Encryption Schemes in hardware. |
Eloi de Cherisey et al., Télécom ParisTech | Defining Perceived Information based on Shannon's Communication Theory |
Werner Schindler, BSI Bonn, Germany | Tailored RNGs for Low-Cost Devices |
Florent Lozarc'h et al., Télécom ParisTech | Some Results about the Aging Impact on Delay PUFs |
Kris Gaj et al., George Mason University, USA | Fair and Comprehensive Benchmarking of 29 Round 2 CAESAR Candidates in Hardware: Preliminary Results |
Ihsan Cicek, Mustafa Parlak, and Cetin Kaya Koc, University of California, Santa Barbara | Light-weight FPGA Implementation of FIPS140-2 Online Statistical Tests |
Jens-Peter Kaps et al., George Mason University, USA | A Scalable ECC Processor Implementation for High-Speed and Light-Weight |
Francesco Regazzoni et al., ALaRI - USI, Lugano | Physical Attacks Against Lattice Based Cryptography |
Nicolas Bruneau et al., STMicroelectronics, Rousset | Taylor Expansion of Maximum Likelihood Attacks, with Application to Masked and Shuffled Implementations. |
Fabien Majeric et al., GEMALTO, France | Reversing the field :a single channel for self combined attack(to defeat circuit complexity) |
According to the Data Protection Act of January 6th, 1978, you have at any time, a right of access, rectification and opposition to all of your personal data by contacting us (see "contact" page).