| Markus Dichtl, Siemens Corporate Technology, Germany | ALESSIO, a Research Project on Updatable Security Components of Persistent Industrial Embedded Systems |
| Markus Dichtl, Siemens Corporate Technology, Germany | Fibonacci Ring Oscillators as True Random Number Generators - A Security Risk |
| Brice Colombier, Lilian Bossuet, David Hély, Lab. Hubert Curien, St-Etienne | Centrality Indicators For Efficient And Scalable Logic Masking |
| Gabriel Gallin, Arnaud Tisserand, CNRS - IRISA - LabSTICC, France | Hardware Architectures for HECC |
| Richard Newell, Microsemi Corp., USA | Improving Trust in the FPGA Supply Chain using Blockchain and Keyless-Signature Technology |
| Vojtech Miskovsky, Czech Technical University, Prague | Influence of Fault Tolerant Design Techniques on Resistance against Differential Power Analysis |
| Audrey Lucas, Arnaud Tisserand, CNRS - IRISA - LabSTICC, France | ECC Protections against both Observation and Pertubation Attacks |
| J-Luc Danger, O. Rioul, S.Guilley, A. Schaub, Télécom ParisTech | Formalism to assess the Loop-PUF entropy and reliability |
| W. Adi, A. Mars, S. Mulhem, Technical University of Braunschweig, Germany | Clone-resistant structures in Microsemi SoC units |
| K. Karray, J-L Danger, S. Guilley, A. El Aabid, Télécom ParisTech | Attack tree construction: an application to the connected vehicle |
| Malik Umar Sharif, Ahmed Ferozpuri and Kris Gaj, George Mason University, USA | Lessons Learned from High-Speed Implementation and Benchmarking of Two Post-Quantum Public-Key Cryptosystems |
| Tania Richmond, Laboratoire IMATH, Toulon, France | Low-complexity DPA Countermeasure for Resource-Constrained Embedded McEliece Implementation |
| Elie Noumon Allini, Florent Bernard, Viktor Fischer, LaHC St-Etienne, France | An illustration of a new certiffication approach for TRNGs |
| Tomas Fabsic, Ondrej Gallo, Viliam Hromada, Slovak University of Technology, Bratislava, Slovakia | Demonstration of the Acoustic Cryptanalysis |
| Brice Colombier et al., Lab. Hubert Curien, St-Etienne | Complete activation scheme for IP design protection |
| Jan Belohoubek, Czech Technical University, Prague | The Design-Time Side-Channel Information Leakage Estimation |
| Francesco Regazzoni, Felipe Valencia, ALaRI - USI, Lugano, Switzerland | Power Analysis Resistance of Lattice-based Cryptosystems |
| Marcel Kleja, Marek Laban, Viktor Fischer, Technical University of Kosice, Micronic, Slovakia | Secure Portable USB Data Storage |
According to the Data Protection Act of January 6th, 1978, you have at any time, a right of access, rectification and opposition to all of your personal data by contacting us (see "contact" page).