| Petr Stembera, Martin Novotny |
Breaking Hitag-2 with COPACOBANA |
|
| Lubos Gaspar, Viktor Fischer |
Secure extensions of FPGA soft core processors aimed at symmetric key cryptography |
|
| Pierre Bayon, Lilian Bossuet, Alain Aubert |
Random Number Generation: a potential target of electromagnetic emanation analysis? |
|
| G. Richard Newell |
Measurement of FPGA ring oscillator noise, and analysis using the Allan Variance method |
|
| Pascal Cotret, Jeremie Crenne, Guy Gogniat, Jean-Philippe Diguet |
Protecting communications in bus-based MPSoCs using hardware firewalls |
|
| Abdelkarim Cherkaoui, Alain Aubert, Viktor Fischer, Laurent Fesquet |
Asynchronous Self-Timed Rings for Randomness Generation |
|
| Jean Da Rolt, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre |
New side-channel attack against scan chains |
|
| Florian Devic, Lionel Tores, Benoit Badrignans |
Embedded OS for FPGA platform: a Hardware-to-Software Security Overview |
|
| Josef Hlavac, Simona Buchovecka, Robert Lorencz |
New results in generating true random numbers on simple microcontrollers |
|
| Julien Francq, Jean-Baptiste Rigaud |
Alternative FPGA Implementations of some SHA-3 Finalists |
|
| Vladimir Rozic et al. |
Low-power Elliptic Curve Crypto Processor in 130nm technology |
|
| Jens-Peter Kaps |
Scalability of SHA-3 Finalists for Lightweight Implementations on FPGAs |
|
| Kris Gaj, Ekawat Homsirikamol, Marcin Rogawski |
Investigating Design Space of Five Final SHA-3 Candidates in High-Performance FPGAs |
|
| Nicolas Debande et al. |
Side Channel Analysis enhancement: A proposition for measurements resynchronisation |
|
| Ralf Zimmermann, Tim Güneysu, Christof Paar |
High-Performance Integer Factoring with Reconfigurable Devices |
|
| David Oswald, Timo Kasper, Stephen Markhoff, Christof Paar |
FPGA-based Implementation Attacks with GIAnT |
|
| Michal Varchola, Tim Güneysu, Oliver Mischke |
A Very Lightweight Reconfigurable Elliptic Curve Crypto-Processor |
|
| Shivam Bhasin, Jean-Luc Danger, Tarik Graba, Sylvain Guilley |
How to design BCDL Logic with the best Trade-off between Complexity and Robustness |
|
| Moulay Aziz El Aabid, Sylvain Guilley, Jean-Luc Danger |
Exotic Leakage Models |
|
| Amir Moradi, Alessandro Barenghi, Timo Kasper, Christof Paar |
Read The Free Bitstream - Extracting Secrets from Protected Hardware |
|
| Markus Dichtl |
Short Presentation of a New German Project for True Random Number Generation on FPGAs |
|
| Elif Bilge Kavun, Tolga Yalcin |
Ultra-Compact Reconfigurable NTRUEncrypt Public Key Cryptosystem Core |
|
| Annelie Heuser, Michael Kasper, Werner Schindler, Marc Stöttinger |
Security Research Between Attack and Design |
|
| Bernhard Jungk |
Compact FPGA Implementations of Selected Round 3 SHA-3 Candidates |
|
